repositories / mTask.git / blob
? search:


20963c148cca3be82d0159532041e8f647eb0824
[mTask.git] / int / com / lib / CMSIS-hal / Include / core_cm7.h
1 /**************************************************************************//**
2 * @file core_cm7.h
3 * @brief CMSIS Cortex-M7 Core Peripheral Access Layer Header File
4 * @version V4.30
5 * @date 20. October 2015
6 ******************************************************************************/
7 /* Copyright (c) 2009 - 2015 ARM LIMITED
8
9 All rights reserved.
10 Redistribution and use in source and binary forms, with or without
11 modification, are permitted provided that the following conditions are met:
12 - Redistributions of source code must retain the above copyright
13 notice, this list of conditions and the following disclaimer.
14 - Redistributions in binary form must reproduce the above copyright
15 notice, this list of conditions and the following disclaimer in the
16 documentation and/or other materials provided with the distribution.
17 - Neither the name of ARM nor the names of its contributors may be used
18 to endorse or promote products derived from this software without
19 specific prior written permission.
20 *
21 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
22 AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
23 IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
24 ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
25 LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
26 CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
27 SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
28 INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
29 CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
30 ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
31 POSSIBILITY OF SUCH DAMAGE.
32 ---------------------------------------------------------------------------*/
33
34
35 #if defined ( __ICCARM__ )
36 #pragma system_include /* treat file as system include file for MISRA check */
37 #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
38 #pragma clang system_header /* treat file as system include file */
39 #endif
40
41 #ifndef __CORE_CM7_H_GENERIC
42 #define __CORE_CM7_H_GENERIC
43
44 #include <stdint.h>
45
46 #ifdef __cplusplus
47 extern "C" {
48 #endif
49
50 /**
51 \page CMSIS_MISRA_Exceptions MISRA-C:2004 Compliance Exceptions
52 CMSIS violates the following MISRA-C:2004 rules:
53
54 \li Required Rule 8.5, object/function definition in header file.<br>
55 Function definitions in header files are used to allow 'inlining'.
56
57 \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
58 Unions are used for effective representation of core registers.
59
60 \li Advisory Rule 19.7, Function-like macro defined.<br>
61 Function-like macros are used to allow more efficient code.
62 */
63
64
65 /*******************************************************************************
66 * CMSIS definitions
67 ******************************************************************************/
68 /**
69 \ingroup Cortex_M7
70 @{
71 */
72
73 /* CMSIS CM7 definitions */
74 #define __CM7_CMSIS_VERSION_MAIN (0x04U) /*!< [31:16] CMSIS HAL main version */
75 #define __CM7_CMSIS_VERSION_SUB (0x1EU) /*!< [15:0] CMSIS HAL sub version */
76 #define __CM7_CMSIS_VERSION ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
77 __CM7_CMSIS_VERSION_SUB ) /*!< CMSIS HAL version number */
78
79 #define __CORTEX_M (0x07U) /*!< Cortex-M Core */
80
81
82 #if defined ( __CC_ARM )
83 #define __ASM __asm /*!< asm keyword for ARM Compiler */
84 #define __INLINE __inline /*!< inline keyword for ARM Compiler */
85 #define __STATIC_INLINE static __inline
86
87 #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
88 #define __ASM __asm /*!< asm keyword for ARM Compiler */
89 #define __INLINE __inline /*!< inline keyword for ARM Compiler */
90 #define __STATIC_INLINE static __inline
91
92 #elif defined ( __GNUC__ )
93 #define __ASM __asm /*!< asm keyword for GNU Compiler */
94 #define __INLINE inline /*!< inline keyword for GNU Compiler */
95 #define __STATIC_INLINE static inline
96
97 #elif defined ( __ICCARM__ )
98 #define __ASM __asm /*!< asm keyword for IAR Compiler */
99 #define __INLINE inline /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
100 #define __STATIC_INLINE static inline
101
102 #elif defined ( __TMS470__ )
103 #define __ASM __asm /*!< asm keyword for TI CCS Compiler */
104 #define __STATIC_INLINE static inline
105
106 #elif defined ( __TASKING__ )
107 #define __ASM __asm /*!< asm keyword for TASKING Compiler */
108 #define __INLINE inline /*!< inline keyword for TASKING Compiler */
109 #define __STATIC_INLINE static inline
110
111 #elif defined ( __CSMC__ )
112 #define __packed
113 #define __ASM _asm /*!< asm keyword for COSMIC Compiler */
114 #define __INLINE inline /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
115 #define __STATIC_INLINE static inline
116
117 #else
118 #error Unknown compiler
119 #endif
120
121 /** __FPU_USED indicates whether an FPU is used or not.
122 For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
123 */
124 #if defined ( __CC_ARM )
125 #if defined __TARGET_FPU_VFP
126 #if (__FPU_PRESENT == 1U)
127 #define __FPU_USED 1U
128 #else
129 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
130 #define __FPU_USED 0U
131 #endif
132 #else
133 #define __FPU_USED 0U
134 #endif
135
136 #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
137 #if defined __ARM_PCS_VFP
138 #if (__FPU_PRESENT == 1)
139 #define __FPU_USED 1U
140 #else
141 #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
142 #define __FPU_USED 0U
143 #endif
144 #else
145 #define __FPU_USED 0U
146 #endif
147
148 #elif defined ( __GNUC__ )
149 #if defined (__VFP_FP__) && !defined(__SOFTFP__)
150 #if (__FPU_PRESENT == 1U)
151 #define __FPU_USED 1U
152 #else
153 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
154 #define __FPU_USED 0U
155 #endif
156 #else
157 #define __FPU_USED 0U
158 #endif
159
160 #elif defined ( __ICCARM__ )
161 #if defined __ARMVFP__
162 #if (__FPU_PRESENT == 1U)
163 #define __FPU_USED 1U
164 #else
165 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
166 #define __FPU_USED 0U
167 #endif
168 #else
169 #define __FPU_USED 0U
170 #endif
171
172 #elif defined ( __TMS470__ )
173 #if defined __TI_VFP_SUPPORT__
174 #if (__FPU_PRESENT == 1U)
175 #define __FPU_USED 1U
176 #else
177 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
178 #define __FPU_USED 0U
179 #endif
180 #else
181 #define __FPU_USED 0U
182 #endif
183
184 #elif defined ( __TASKING__ )
185 #if defined __FPU_VFP__
186 #if (__FPU_PRESENT == 1U)
187 #define __FPU_USED 1U
188 #else
189 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
190 #define __FPU_USED 0U
191 #endif
192 #else
193 #define __FPU_USED 0U
194 #endif
195
196 #elif defined ( __CSMC__ )
197 #if ( __CSMC__ & 0x400U)
198 #if (__FPU_PRESENT == 1U)
199 #define __FPU_USED 1U
200 #else
201 #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
202 #define __FPU_USED 0U
203 #endif
204 #else
205 #define __FPU_USED 0U
206 #endif
207
208 #endif
209
210 #include "core_cmInstr.h" /* Core Instruction Access */
211 #include "core_cmFunc.h" /* Core Function Access */
212 #include "core_cmSimd.h" /* Compiler specific SIMD Intrinsics */
213
214 #ifdef __cplusplus
215 }
216 #endif
217
218 #endif /* __CORE_CM7_H_GENERIC */
219
220 #ifndef __CMSIS_GENERIC
221
222 #ifndef __CORE_CM7_H_DEPENDANT
223 #define __CORE_CM7_H_DEPENDANT
224
225 #ifdef __cplusplus
226 extern "C" {
227 #endif
228
229 /* check device defines and use defaults */
230 #if defined __CHECK_DEVICE_DEFINES
231 #ifndef __CM7_REV
232 #define __CM7_REV 0x0000U
233 #warning "__CM7_REV not defined in device header file; using default!"
234 #endif
235
236 #ifndef __FPU_PRESENT
237 #define __FPU_PRESENT 0U
238 #warning "__FPU_PRESENT not defined in device header file; using default!"
239 #endif
240
241 #ifndef __MPU_PRESENT
242 #define __MPU_PRESENT 0U
243 #warning "__MPU_PRESENT not defined in device header file; using default!"
244 #endif
245
246 #ifndef __ICACHE_PRESENT
247 #define __ICACHE_PRESENT 0U
248 #warning "__ICACHE_PRESENT not defined in device header file; using default!"
249 #endif
250
251 #ifndef __DCACHE_PRESENT
252 #define __DCACHE_PRESENT 0U
253 #warning "__DCACHE_PRESENT not defined in device header file; using default!"
254 #endif
255
256 #ifndef __DTCM_PRESENT
257 #define __DTCM_PRESENT 0U
258 #warning "__DTCM_PRESENT not defined in device header file; using default!"
259 #endif
260
261 #ifndef __NVIC_PRIO_BITS
262 #define __NVIC_PRIO_BITS 3U
263 #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
264 #endif
265
266 #ifndef __Vendor_SysTickConfig
267 #define __Vendor_SysTickConfig 0U
268 #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
269 #endif
270 #endif
271
272 /* IO definitions (access restrictions to peripheral registers) */
273 /**
274 \defgroup CMSIS_glob_defs CMSIS Global Defines
275
276 <strong>IO Type Qualifiers</strong> are used
277 \li to specify the access to peripheral variables.
278 \li for automatic generation of peripheral register debug information.
279 */
280 #ifdef __cplusplus
281 #define __I volatile /*!< Defines 'read only' permissions */
282 #else
283 #define __I volatile const /*!< Defines 'read only' permissions */
284 #endif
285 #define __O volatile /*!< Defines 'write only' permissions */
286 #define __IO volatile /*!< Defines 'read / write' permissions */
287
288 /* following defines should be used for structure members */
289 #define __IM volatile const /*! Defines 'read only' structure member permissions */
290 #define __OM volatile /*! Defines 'write only' structure member permissions */
291 #define __IOM volatile /*! Defines 'read / write' structure member permissions */
292
293 /*@} end of group Cortex_M7 */
294
295
296
297 /*******************************************************************************
298 * Register Abstraction
299 Core Register contain:
300 - Core Register
301 - Core NVIC Register
302 - Core SCB Register
303 - Core SysTick Register
304 - Core Debug Register
305 - Core MPU Register
306 - Core FPU Register
307 ******************************************************************************/
308 /**
309 \defgroup CMSIS_core_register Defines and Type Definitions
310 \brief Type definitions and defines for Cortex-M processor based devices.
311 */
312
313 /**
314 \ingroup CMSIS_core_register
315 \defgroup CMSIS_CORE Status and Control Registers
316 \brief Core Register type definitions.
317 @{
318 */
319
320 /**
321 \brief Union type to access the Application Program Status Register (APSR).
322 */
323 typedef union
324 {
325 struct
326 {
327 uint32_t _reserved0:16; /*!< bit: 0..15 Reserved */
328 uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */
329 uint32_t _reserved1:7; /*!< bit: 20..26 Reserved */
330 uint32_t Q:1; /*!< bit: 27 Saturation condition flag */
331 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
332 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
333 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
334 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
335 } b; /*!< Structure used for bit access */
336 uint32_t w; /*!< Type used for word access */
337 } APSR_Type;
338
339 /* APSR Register Definitions */
340 #define APSR_N_Pos 31U /*!< APSR: N Position */
341 #define APSR_N_Msk (1UL << APSR_N_Pos) /*!< APSR: N Mask */
342
343 #define APSR_Z_Pos 30U /*!< APSR: Z Position */
344 #define APSR_Z_Msk (1UL << APSR_Z_Pos) /*!< APSR: Z Mask */
345
346 #define APSR_C_Pos 29U /*!< APSR: C Position */
347 #define APSR_C_Msk (1UL << APSR_C_Pos) /*!< APSR: C Mask */
348
349 #define APSR_V_Pos 28U /*!< APSR: V Position */
350 #define APSR_V_Msk (1UL << APSR_V_Pos) /*!< APSR: V Mask */
351
352 #define APSR_Q_Pos 27U /*!< APSR: Q Position */
353 #define APSR_Q_Msk (1UL << APSR_Q_Pos) /*!< APSR: Q Mask */
354
355 #define APSR_GE_Pos 16U /*!< APSR: GE Position */
356 #define APSR_GE_Msk (0xFUL << APSR_GE_Pos) /*!< APSR: GE Mask */
357
358
359 /**
360 \brief Union type to access the Interrupt Program Status Register (IPSR).
361 */
362 typedef union
363 {
364 struct
365 {
366 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
367 uint32_t _reserved0:23; /*!< bit: 9..31 Reserved */
368 } b; /*!< Structure used for bit access */
369 uint32_t w; /*!< Type used for word access */
370 } IPSR_Type;
371
372 /* IPSR Register Definitions */
373 #define IPSR_ISR_Pos 0U /*!< IPSR: ISR Position */
374 #define IPSR_ISR_Msk (0x1FFUL /*<< IPSR_ISR_Pos*/) /*!< IPSR: ISR Mask */
375
376
377 /**
378 \brief Union type to access the Special-Purpose Program Status Registers (xPSR).
379 */
380 typedef union
381 {
382 struct
383 {
384 uint32_t ISR:9; /*!< bit: 0.. 8 Exception number */
385 uint32_t _reserved0:7; /*!< bit: 9..15 Reserved */
386 uint32_t GE:4; /*!< bit: 16..19 Greater than or Equal flags */
387 uint32_t _reserved1:4; /*!< bit: 20..23 Reserved */
388 uint32_t T:1; /*!< bit: 24 Thumb bit (read 0) */
389 uint32_t IT:2; /*!< bit: 25..26 saved IT state (read 0) */
390 uint32_t Q:1; /*!< bit: 27 Saturation condition flag */
391 uint32_t V:1; /*!< bit: 28 Overflow condition code flag */
392 uint32_t C:1; /*!< bit: 29 Carry condition code flag */
393 uint32_t Z:1; /*!< bit: 30 Zero condition code flag */
394 uint32_t N:1; /*!< bit: 31 Negative condition code flag */
395 } b; /*!< Structure used for bit access */
396 uint32_t w; /*!< Type used for word access */
397 } xPSR_Type;
398
399 /* xPSR Register Definitions */
400 #define xPSR_N_Pos 31U /*!< xPSR: N Position */
401 #define xPSR_N_Msk (1UL << xPSR_N_Pos) /*!< xPSR: N Mask */
402
403 #define xPSR_Z_Pos 30U /*!< xPSR: Z Position */
404 #define xPSR_Z_Msk (1UL << xPSR_Z_Pos) /*!< xPSR: Z Mask */
405
406 #define xPSR_C_Pos 29U /*!< xPSR: C Position */
407 #define xPSR_C_Msk (1UL << xPSR_C_Pos) /*!< xPSR: C Mask */
408
409 #define xPSR_V_Pos 28U /*!< xPSR: V Position */
410 #define xPSR_V_Msk (1UL << xPSR_V_Pos) /*!< xPSR: V Mask */
411
412 #define xPSR_Q_Pos 27U /*!< xPSR: Q Position */
413 #define xPSR_Q_Msk (1UL << xPSR_Q_Pos) /*!< xPSR: Q Mask */
414
415 #define xPSR_IT_Pos 25U /*!< xPSR: IT Position */
416 #define xPSR_IT_Msk (3UL << xPSR_IT_Pos) /*!< xPSR: IT Mask */
417
418 #define xPSR_T_Pos 24U /*!< xPSR: T Position */
419 #define xPSR_T_Msk (1UL << xPSR_T_Pos) /*!< xPSR: T Mask */
420
421 #define xPSR_GE_Pos 16U /*!< xPSR: GE Position */
422 #define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos) /*!< xPSR: GE Mask */
423
424 #define xPSR_ISR_Pos 0U /*!< xPSR: ISR Position */
425 #define xPSR_ISR_Msk (0x1FFUL /*<< xPSR_ISR_Pos*/) /*!< xPSR: ISR Mask */
426
427
428 /**
429 \brief Union type to access the Control Registers (CONTROL).
430 */
431 typedef union
432 {
433 struct
434 {
435 uint32_t nPRIV:1; /*!< bit: 0 Execution privilege in Thread mode */
436 uint32_t SPSEL:1; /*!< bit: 1 Stack to be used */
437 uint32_t FPCA:1; /*!< bit: 2 FP extension active flag */
438 uint32_t _reserved0:29; /*!< bit: 3..31 Reserved */
439 } b; /*!< Structure used for bit access */
440 uint32_t w; /*!< Type used for word access */
441 } CONTROL_Type;
442
443 /* CONTROL Register Definitions */
444 #define CONTROL_FPCA_Pos 2U /*!< CONTROL: FPCA Position */
445 #define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos) /*!< CONTROL: FPCA Mask */
446
447 #define CONTROL_SPSEL_Pos 1U /*!< CONTROL: SPSEL Position */
448 #define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos) /*!< CONTROL: SPSEL Mask */
449
450 #define CONTROL_nPRIV_Pos 0U /*!< CONTROL: nPRIV Position */
451 #define CONTROL_nPRIV_Msk (1UL /*<< CONTROL_nPRIV_Pos*/) /*!< CONTROL: nPRIV Mask */
452
453 /*@} end of group CMSIS_CORE */
454
455
456 /**
457 \ingroup CMSIS_core_register
458 \defgroup CMSIS_NVIC Nested Vectored Interrupt Controller (NVIC)
459 \brief Type definitions for the NVIC Registers
460 @{
461 */
462
463 /**
464 \brief Structure type to access the Nested Vectored Interrupt Controller (NVIC).
465 */
466 typedef struct
467 {
468 __IOM uint32_t ISER[8U]; /*!< Offset: 0x000 (R/W) Interrupt Set Enable Register */
469 uint32_t RESERVED0[24U];
470 __IOM uint32_t ICER[8U]; /*!< Offset: 0x080 (R/W) Interrupt Clear Enable Register */
471 uint32_t RSERVED1[24U];
472 __IOM uint32_t ISPR[8U]; /*!< Offset: 0x100 (R/W) Interrupt Set Pending Register */
473 uint32_t RESERVED2[24U];
474 __IOM uint32_t ICPR[8U]; /*!< Offset: 0x180 (R/W) Interrupt Clear Pending Register */
475 uint32_t RESERVED3[24U];
476 __IOM uint32_t IABR[8U]; /*!< Offset: 0x200 (R/W) Interrupt Active bit Register */
477 uint32_t RESERVED4[56U];
478 __IOM uint8_t IP[240U]; /*!< Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) */
479 uint32_t RESERVED5[644U];
480 __OM uint32_t STIR; /*!< Offset: 0xE00 ( /W) Software Trigger Interrupt Register */
481 } NVIC_Type;
482
483 /* Software Triggered Interrupt Register Definitions */
484 #define NVIC_STIR_INTID_Pos 0U /*!< STIR: INTLINESNUM Position */
485 #define NVIC_STIR_INTID_Msk (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/) /*!< STIR: INTLINESNUM Mask */
486
487 /*@} end of group CMSIS_NVIC */
488
489
490 /**
491 \ingroup CMSIS_core_register
492 \defgroup CMSIS_SCB System Control Block (SCB)
493 \brief Type definitions for the System Control Block Registers
494 @{
495 */
496
497 /**
498 \brief Structure type to access the System Control Block (SCB).
499 */
500 typedef struct
501 {
502 __IM uint32_t CPUID; /*!< Offset: 0x000 (R/ ) CPUID Base Register */
503 __IOM uint32_t ICSR; /*!< Offset: 0x004 (R/W) Interrupt Control and State Register */
504 __IOM uint32_t VTOR; /*!< Offset: 0x008 (R/W) Vector Table Offset Register */
505 __IOM uint32_t AIRCR; /*!< Offset: 0x00C (R/W) Application Interrupt and Reset Control Register */
506 __IOM uint32_t SCR; /*!< Offset: 0x010 (R/W) System Control Register */
507 __IOM uint32_t CCR; /*!< Offset: 0x014 (R/W) Configuration Control Register */
508 __IOM uint8_t SHPR[12U]; /*!< Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15) */
509 __IOM uint32_t SHCSR; /*!< Offset: 0x024 (R/W) System Handler Control and State Register */
510 __IOM uint32_t CFSR; /*!< Offset: 0x028 (R/W) Configurable Fault Status Register */
511 __IOM uint32_t HFSR; /*!< Offset: 0x02C (R/W) HardFault Status Register */
512 __IOM uint32_t DFSR; /*!< Offset: 0x030 (R/W) Debug Fault Status Register */
513 __IOM uint32_t MMFAR; /*!< Offset: 0x034 (R/W) MemManage Fault Address Register */
514 __IOM uint32_t BFAR; /*!< Offset: 0x038 (R/W) BusFault Address Register */
515 __IOM uint32_t AFSR; /*!< Offset: 0x03C (R/W) Auxiliary Fault Status Register */
516 __IM uint32_t ID_PFR[2U]; /*!< Offset: 0x040 (R/ ) Processor Feature Register */
517 __IM uint32_t ID_DFR; /*!< Offset: 0x048 (R/ ) Debug Feature Register */
518 __IM uint32_t ID_AFR; /*!< Offset: 0x04C (R/ ) Auxiliary Feature Register */
519 __IM uint32_t ID_MFR[4U]; /*!< Offset: 0x050 (R/ ) Memory Model Feature Register */
520 __IM uint32_t ID_ISAR[5U]; /*!< Offset: 0x060 (R/ ) Instruction Set Attributes Register */
521 uint32_t RESERVED0[1U];
522 __IM uint32_t CLIDR; /*!< Offset: 0x078 (R/ ) Cache Level ID register */
523 __IM uint32_t CTR; /*!< Offset: 0x07C (R/ ) Cache Type register */
524 __IM uint32_t CCSIDR; /*!< Offset: 0x080 (R/ ) Cache Size ID Register */
525 __IOM uint32_t CSSELR; /*!< Offset: 0x084 (R/W) Cache Size Selection Register */
526 __IOM uint32_t CPACR; /*!< Offset: 0x088 (R/W) Coprocessor Access Control Register */
527 uint32_t RESERVED3[93U];
528 __OM uint32_t STIR; /*!< Offset: 0x200 ( /W) Software Triggered Interrupt Register */
529 uint32_t RESERVED4[15U];
530 __IM uint32_t MVFR0; /*!< Offset: 0x240 (R/ ) Media and VFP Feature Register 0 */
531 __IM uint32_t MVFR1; /*!< Offset: 0x244 (R/ ) Media and VFP Feature Register 1 */
532 __IM uint32_t MVFR2; /*!< Offset: 0x248 (R/ ) Media and VFP Feature Register 1 */
533 uint32_t RESERVED5[1U];
534 __OM uint32_t ICIALLU; /*!< Offset: 0x250 ( /W) I-Cache Invalidate All to PoU */
535 uint32_t RESERVED6[1U];
536 __OM uint32_t ICIMVAU; /*!< Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU */
537 __OM uint32_t DCIMVAC; /*!< Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC */
538 __OM uint32_t DCISW; /*!< Offset: 0x260 ( /W) D-Cache Invalidate by Set-way */
539 __OM uint32_t DCCMVAU; /*!< Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU */
540 __OM uint32_t DCCMVAC; /*!< Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC */
541 __OM uint32_t DCCSW; /*!< Offset: 0x26C ( /W) D-Cache Clean by Set-way */
542 __OM uint32_t DCCIMVAC; /*!< Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC */
543 __OM uint32_t DCCISW; /*!< Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way */
544 uint32_t RESERVED7[6U];
545 __IOM uint32_t ITCMCR; /*!< Offset: 0x290 (R/W) Instruction Tightly-Coupled Memory Control Register */
546 __IOM uint32_t DTCMCR; /*!< Offset: 0x294 (R/W) Data Tightly-Coupled Memory Control Registers */
547 __IOM uint32_t AHBPCR; /*!< Offset: 0x298 (R/W) AHBP Control Register */
548 __IOM uint32_t CACR; /*!< Offset: 0x29C (R/W) L1 Cache Control Register */
549 __IOM uint32_t AHBSCR; /*!< Offset: 0x2A0 (R/W) AHB Slave Control Register */
550 uint32_t RESERVED8[1U];
551 __IOM uint32_t ABFSR; /*!< Offset: 0x2A8 (R/W) Auxiliary Bus Fault Status Register */
552 } SCB_Type;
553
554 /* SCB CPUID Register Definitions */
555 #define SCB_CPUID_IMPLEMENTER_Pos 24U /*!< SCB CPUID: IMPLEMENTER Position */
556 #define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos) /*!< SCB CPUID: IMPLEMENTER Mask */
557
558 #define SCB_CPUID_VARIANT_Pos 20U /*!< SCB CPUID: VARIANT Position */
559 #define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos) /*!< SCB CPUID: VARIANT Mask */
560
561 #define SCB_CPUID_ARCHITECTURE_Pos 16U /*!< SCB CPUID: ARCHITECTURE Position */
562 #define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos) /*!< SCB CPUID: ARCHITECTURE Mask */
563
564 #define SCB_CPUID_PARTNO_Pos 4U /*!< SCB CPUID: PARTNO Position */
565 #define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos) /*!< SCB CPUID: PARTNO Mask */
566
567 #define SCB_CPUID_REVISION_Pos 0U /*!< SCB CPUID: REVISION Position */
568 #define SCB_CPUID_REVISION_Msk (0xFUL /*<< SCB_CPUID_REVISION_Pos*/) /*!< SCB CPUID: REVISION Mask */
569
570 /* SCB Interrupt Control State Register Definitions */
571 #define SCB_ICSR_NMIPENDSET_Pos 31U /*!< SCB ICSR: NMIPENDSET Position */
572 #define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos) /*!< SCB ICSR: NMIPENDSET Mask */
573
574 #define SCB_ICSR_PENDSVSET_Pos 28U /*!< SCB ICSR: PENDSVSET Position */
575 #define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos) /*!< SCB ICSR: PENDSVSET Mask */
576
577 #define SCB_ICSR_PENDSVCLR_Pos 27U /*!< SCB ICSR: PENDSVCLR Position */
578 #define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos) /*!< SCB ICSR: PENDSVCLR Mask */
579
580 #define SCB_ICSR_PENDSTSET_Pos 26U /*!< SCB ICSR: PENDSTSET Position */
581 #define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos) /*!< SCB ICSR: PENDSTSET Mask */
582
583 #define SCB_ICSR_PENDSTCLR_Pos 25U /*!< SCB ICSR: PENDSTCLR Position */
584 #define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos) /*!< SCB ICSR: PENDSTCLR Mask */
585
586 #define SCB_ICSR_ISRPREEMPT_Pos 23U /*!< SCB ICSR: ISRPREEMPT Position */
587 #define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos) /*!< SCB ICSR: ISRPREEMPT Mask */
588
589 #define SCB_ICSR_ISRPENDING_Pos 22U /*!< SCB ICSR: ISRPENDING Position */
590 #define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos) /*!< SCB ICSR: ISRPENDING Mask */
591
592 #define SCB_ICSR_VECTPENDING_Pos 12U /*!< SCB ICSR: VECTPENDING Position */
593 #define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos) /*!< SCB ICSR: VECTPENDING Mask */
594
595 #define SCB_ICSR_RETTOBASE_Pos 11U /*!< SCB ICSR: RETTOBASE Position */
596 #define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos) /*!< SCB ICSR: RETTOBASE Mask */
597
598 #define SCB_ICSR_VECTACTIVE_Pos 0U /*!< SCB ICSR: VECTACTIVE Position */
599 #define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/) /*!< SCB ICSR: VECTACTIVE Mask */
600
601 /* SCB Vector Table Offset Register Definitions */
602 #define SCB_VTOR_TBLOFF_Pos 7U /*!< SCB VTOR: TBLOFF Position */
603 #define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos) /*!< SCB VTOR: TBLOFF Mask */
604
605 /* SCB Application Interrupt and Reset Control Register Definitions */
606 #define SCB_AIRCR_VECTKEY_Pos 16U /*!< SCB AIRCR: VECTKEY Position */
607 #define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos) /*!< SCB AIRCR: VECTKEY Mask */
608
609 #define SCB_AIRCR_VECTKEYSTAT_Pos 16U /*!< SCB AIRCR: VECTKEYSTAT Position */
610 #define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos) /*!< SCB AIRCR: VECTKEYSTAT Mask */
611
612 #define SCB_AIRCR_ENDIANESS_Pos 15U /*!< SCB AIRCR: ENDIANESS Position */
613 #define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos) /*!< SCB AIRCR: ENDIANESS Mask */
614
615 #define SCB_AIRCR_PRIGROUP_Pos 8U /*!< SCB AIRCR: PRIGROUP Position */
616 #define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos) /*!< SCB AIRCR: PRIGROUP Mask */
617
618 #define SCB_AIRCR_SYSRESETREQ_Pos 2U /*!< SCB AIRCR: SYSRESETREQ Position */
619 #define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos) /*!< SCB AIRCR: SYSRESETREQ Mask */
620
621 #define SCB_AIRCR_VECTCLRACTIVE_Pos 1U /*!< SCB AIRCR: VECTCLRACTIVE Position */
622 #define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos) /*!< SCB AIRCR: VECTCLRACTIVE Mask */
623
624 #define SCB_AIRCR_VECTRESET_Pos 0U /*!< SCB AIRCR: VECTRESET Position */
625 #define SCB_AIRCR_VECTRESET_Msk (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/) /*!< SCB AIRCR: VECTRESET Mask */
626
627 /* SCB System Control Register Definitions */
628 #define SCB_SCR_SEVONPEND_Pos 4U /*!< SCB SCR: SEVONPEND Position */
629 #define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos) /*!< SCB SCR: SEVONPEND Mask */
630
631 #define SCB_SCR_SLEEPDEEP_Pos 2U /*!< SCB SCR: SLEEPDEEP Position */
632 #define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos) /*!< SCB SCR: SLEEPDEEP Mask */
633
634 #define SCB_SCR_SLEEPONEXIT_Pos 1U /*!< SCB SCR: SLEEPONEXIT Position */
635 #define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos) /*!< SCB SCR: SLEEPONEXIT Mask */
636
637 /* SCB Configuration Control Register Definitions */
638 #define SCB_CCR_BP_Pos 18U /*!< SCB CCR: Branch prediction enable bit Position */
639 #define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos) /*!< SCB CCR: Branch prediction enable bit Mask */
640
641 #define SCB_CCR_IC_Pos 17U /*!< SCB CCR: Instruction cache enable bit Position */
642 #define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos) /*!< SCB CCR: Instruction cache enable bit Mask */
643
644 #define SCB_CCR_DC_Pos 16U /*!< SCB CCR: Cache enable bit Position */
645 #define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos) /*!< SCB CCR: Cache enable bit Mask */
646
647 #define SCB_CCR_STKALIGN_Pos 9U /*!< SCB CCR: STKALIGN Position */
648 #define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos) /*!< SCB CCR: STKALIGN Mask */
649
650 #define SCB_CCR_BFHFNMIGN_Pos 8U /*!< SCB CCR: BFHFNMIGN Position */
651 #define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos) /*!< SCB CCR: BFHFNMIGN Mask */
652
653 #define SCB_CCR_DIV_0_TRP_Pos 4U /*!< SCB CCR: DIV_0_TRP Position */
654 #define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos) /*!< SCB CCR: DIV_0_TRP Mask */
655
656 #define SCB_CCR_UNALIGN_TRP_Pos 3U /*!< SCB CCR: UNALIGN_TRP Position */
657 #define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos) /*!< SCB CCR: UNALIGN_TRP Mask */
658
659 #define SCB_CCR_USERSETMPEND_Pos 1U /*!< SCB CCR: USERSETMPEND Position */
660 #define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos) /*!< SCB CCR: USERSETMPEND Mask */
661
662 #define SCB_CCR_NONBASETHRDENA_Pos 0U /*!< SCB CCR: NONBASETHRDENA Position */
663 #define SCB_CCR_NONBASETHRDENA_Msk (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/) /*!< SCB CCR: NONBASETHRDENA Mask */
664
665 /* SCB System Handler Control and State Register Definitions */
666 #define SCB_SHCSR_USGFAULTENA_Pos 18U /*!< SCB SHCSR: USGFAULTENA Position */
667 #define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos) /*!< SCB SHCSR: USGFAULTENA Mask */
668
669 #define SCB_SHCSR_BUSFAULTENA_Pos 17U /*!< SCB SHCSR: BUSFAULTENA Position */
670 #define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos) /*!< SCB SHCSR: BUSFAULTENA Mask */
671
672 #define SCB_SHCSR_MEMFAULTENA_Pos 16U /*!< SCB SHCSR: MEMFAULTENA Position */
673 #define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos) /*!< SCB SHCSR: MEMFAULTENA Mask */
674
675 #define SCB_SHCSR_SVCALLPENDED_Pos 15U /*!< SCB SHCSR: SVCALLPENDED Position */
676 #define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos) /*!< SCB SHCSR: SVCALLPENDED Mask */
677
678 #define SCB_SHCSR_BUSFAULTPENDED_Pos 14U /*!< SCB SHCSR: BUSFAULTPENDED Position */
679 #define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos) /*!< SCB SHCSR: BUSFAULTPENDED Mask */
680
681 #define SCB_SHCSR_MEMFAULTPENDED_Pos 13U /*!< SCB SHCSR: MEMFAULTPENDED Position */
682 #define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos) /*!< SCB SHCSR: MEMFAULTPENDED Mask */
683
684 #define SCB_SHCSR_USGFAULTPENDED_Pos 12U /*!< SCB SHCSR: USGFAULTPENDED Position */
685 #define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos) /*!< SCB SHCSR: USGFAULTPENDED Mask */
686
687 #define SCB_SHCSR_SYSTICKACT_Pos 11U /*!< SCB SHCSR: SYSTICKACT Position */
688 #define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos) /*!< SCB SHCSR: SYSTICKACT Mask */
689
690 #define SCB_SHCSR_PENDSVACT_Pos 10U /*!< SCB SHCSR: PENDSVACT Position */
691 #define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos) /*!< SCB SHCSR: PENDSVACT Mask */
692
693 #define SCB_SHCSR_MONITORACT_Pos 8U /*!< SCB SHCSR: MONITORACT Position */
694 #define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos) /*!< SCB SHCSR: MONITORACT Mask */
695
696 #define SCB_SHCSR_SVCALLACT_Pos 7U /*!< SCB SHCSR: SVCALLACT Position */
697 #define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos) /*!< SCB SHCSR: SVCALLACT Mask */
698
699 #define SCB_SHCSR_USGFAULTACT_Pos 3U /*!< SCB SHCSR: USGFAULTACT Position */
700 #define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos) /*!< SCB SHCSR: USGFAULTACT Mask */
701
702 #define SCB_SHCSR_BUSFAULTACT_Pos 1U /*!< SCB SHCSR: BUSFAULTACT Position */
703 #define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos) /*!< SCB SHCSR: BUSFAULTACT Mask */
704
705 #define SCB_SHCSR_MEMFAULTACT_Pos 0U /*!< SCB SHCSR: MEMFAULTACT Position */
706 #define SCB_SHCSR_MEMFAULTACT_Msk (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/) /*!< SCB SHCSR: MEMFAULTACT Mask */
707
708 /* SCB Configurable Fault Status Register Definitions */
709 #define SCB_CFSR_USGFAULTSR_Pos 16U /*!< SCB CFSR: Usage Fault Status Register Position */
710 #define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos) /*!< SCB CFSR: Usage Fault Status Register Mask */
711
712 #define SCB_CFSR_BUSFAULTSR_Pos 8U /*!< SCB CFSR: Bus Fault Status Register Position */
713 #define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos) /*!< SCB CFSR: Bus Fault Status Register Mask */
714
715 #define SCB_CFSR_MEMFAULTSR_Pos 0U /*!< SCB CFSR: Memory Manage Fault Status Register Position */
716 #define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/) /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
717
718 /* SCB Hard Fault Status Register Definitions */
719 #define SCB_HFSR_DEBUGEVT_Pos 31U /*!< SCB HFSR: DEBUGEVT Position */
720 #define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos) /*!< SCB HFSR: DEBUGEVT Mask */
721
722 #define SCB_HFSR_FORCED_Pos 30U /*!< SCB HFSR: FORCED Position */
723 #define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos) /*!< SCB HFSR: FORCED Mask */
724
725 #define SCB_HFSR_VECTTBL_Pos 1U /*!< SCB HFSR: VECTTBL Position */
726 #define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos) /*!< SCB HFSR: VECTTBL Mask */
727
728 /* SCB Debug Fault Status Register Definitions */
729 #define SCB_DFSR_EXTERNAL_Pos 4U /*!< SCB DFSR: EXTERNAL Position */
730 #define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos) /*!< SCB DFSR: EXTERNAL Mask */
731
732 #define SCB_DFSR_VCATCH_Pos 3U /*!< SCB DFSR: VCATCH Position */
733 #define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos) /*!< SCB DFSR: VCATCH Mask */
734
735 #define SCB_DFSR_DWTTRAP_Pos 2U /*!< SCB DFSR: DWTTRAP Position */
736 #define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos) /*!< SCB DFSR: DWTTRAP Mask */
737
738 #define SCB_DFSR_BKPT_Pos 1U /*!< SCB DFSR: BKPT Position */
739 #define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos) /*!< SCB DFSR: BKPT Mask */
740
741 #define SCB_DFSR_HALTED_Pos 0U /*!< SCB DFSR: HALTED Position */
742 #define SCB_DFSR_HALTED_Msk (1UL /*<< SCB_DFSR_HALTED_Pos*/) /*!< SCB DFSR: HALTED Mask */
743
744 /* SCB Cache Level ID Register Definitions */
745 #define SCB_CLIDR_LOUU_Pos 27U /*!< SCB CLIDR: LoUU Position */
746 #define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos) /*!< SCB CLIDR: LoUU Mask */
747
748 #define SCB_CLIDR_LOC_Pos 24U /*!< SCB CLIDR: LoC Position */
749 #define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos) /*!< SCB CLIDR: LoC Mask */
750
751 /* SCB Cache Type Register Definitions */
752 #define SCB_CTR_FORMAT_Pos 29U /*!< SCB CTR: Format Position */
753 #define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos) /*!< SCB CTR: Format Mask */
754
755 #define SCB_CTR_CWG_Pos 24U /*!< SCB CTR: CWG Position */
756 #define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos) /*!< SCB CTR: CWG Mask */
757
758 #define SCB_CTR_ERG_Pos 20U /*!< SCB CTR: ERG Position */
759 #define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos) /*!< SCB CTR: ERG Mask */
760
761 #define SCB_CTR_DMINLINE_Pos 16U /*!< SCB CTR: DminLine Position */
762 #define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos) /*!< SCB CTR: DminLine Mask */
763
764 #define SCB_CTR_IMINLINE_Pos 0U /*!< SCB CTR: ImInLine Position */
765 #define SCB_CTR_IMINLINE_Msk (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/) /*!< SCB CTR: ImInLine Mask */
766
767 /* SCB Cache Size ID Register Definitions */
768 #define SCB_CCSIDR_WT_Pos 31U /*!< SCB CCSIDR: WT Position */
769 #define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos) /*!< SCB CCSIDR: WT Mask */
770
771 #define SCB_CCSIDR_WB_Pos 30U /*!< SCB CCSIDR: WB Position */
772 #define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos) /*!< SCB CCSIDR: WB Mask */
773
774 #define SCB_CCSIDR_RA_Pos 29U /*!< SCB CCSIDR: RA Position */
775 #define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos) /*!< SCB CCSIDR: RA Mask */
776
777 #define SCB_CCSIDR_WA_Pos 28U /*!< SCB CCSIDR: WA Position */
778 #define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos) /*!< SCB CCSIDR: WA Mask */
779
780 #define SCB_CCSIDR_NUMSETS_Pos 13U /*!< SCB CCSIDR: NumSets Position */
781 #define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos) /*!< SCB CCSIDR: NumSets Mask */
782
783 #define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U /*!< SCB CCSIDR: Associativity Position */
784 #define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos) /*!< SCB CCSIDR: Associativity Mask */
785
786 #define SCB_CCSIDR_LINESIZE_Pos 0U /*!< SCB CCSIDR: LineSize Position */
787 #define SCB_CCSIDR_LINESIZE_Msk (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/) /*!< SCB CCSIDR: LineSize Mask */
788
789 /* SCB Cache Size Selection Register Definitions */
790 #define SCB_CSSELR_LEVEL_Pos 1U /*!< SCB CSSELR: Level Position */
791 #define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos) /*!< SCB CSSELR: Level Mask */
792
793 #define SCB_CSSELR_IND_Pos 0U /*!< SCB CSSELR: InD Position */
794 #define SCB_CSSELR_IND_Msk (1UL /*<< SCB_CSSELR_IND_Pos*/) /*!< SCB CSSELR: InD Mask */
795
796 /* SCB Software Triggered Interrupt Register Definitions */
797 #define SCB_STIR_INTID_Pos 0U /*!< SCB STIR: INTID Position */
798 #define SCB_STIR_INTID_Msk (0x1FFUL /*<< SCB_STIR_INTID_Pos*/) /*!< SCB STIR: INTID Mask */
799
800 /* SCB D-Cache Invalidate by Set-way Register Definitions */
801 #define SCB_DCISW_WAY_Pos 30U /*!< SCB DCISW: Way Position */
802 #define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos) /*!< SCB DCISW: Way Mask */
803
804 #define SCB_DCISW_SET_Pos 5U /*!< SCB DCISW: Set Position */
805 #define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos) /*!< SCB DCISW: Set Mask */
806
807 /* SCB D-Cache Clean by Set-way Register Definitions */
808 #define SCB_DCCSW_WAY_Pos 30U /*!< SCB DCCSW: Way Position */
809 #define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos) /*!< SCB DCCSW: Way Mask */
810
811 #define SCB_DCCSW_SET_Pos 5U /*!< SCB DCCSW: Set Position */
812 #define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos) /*!< SCB DCCSW: Set Mask */
813
814 /* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
815 #define SCB_DCCISW_WAY_Pos 30U /*!< SCB DCCISW: Way Position */
816 #define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos) /*!< SCB DCCISW: Way Mask */
817
818 #define SCB_DCCISW_SET_Pos 5U /*!< SCB DCCISW: Set Position */
819 #define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos) /*!< SCB DCCISW: Set Mask */
820
821 /* Instruction Tightly-Coupled Memory Control Register Definitions */
822 #define SCB_ITCMCR_SZ_Pos 3U /*!< SCB ITCMCR: SZ Position */
823 #define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos) /*!< SCB ITCMCR: SZ Mask */
824
825 #define SCB_ITCMCR_RETEN_Pos 2U /*!< SCB ITCMCR: RETEN Position */
826 #define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos) /*!< SCB ITCMCR: RETEN Mask */
827
828 #define SCB_ITCMCR_RMW_Pos 1U /*!< SCB ITCMCR: RMW Position */
829 #define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos) /*!< SCB ITCMCR: RMW Mask */
830
831 #define SCB_ITCMCR_EN_Pos 0U /*!< SCB ITCMCR: EN Position */
832 #define SCB_ITCMCR_EN_Msk (1UL /*<< SCB_ITCMCR_EN_Pos*/) /*!< SCB ITCMCR: EN Mask */
833
834 /* Data Tightly-Coupled Memory Control Register Definitions */
835 #define SCB_DTCMCR_SZ_Pos 3U /*!< SCB DTCMCR: SZ Position */
836 #define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos) /*!< SCB DTCMCR: SZ Mask */
837
838 #define SCB_DTCMCR_RETEN_Pos 2U /*!< SCB DTCMCR: RETEN Position */
839 #define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos) /*!< SCB DTCMCR: RETEN Mask */
840
841 #define SCB_DTCMCR_RMW_Pos 1U /*!< SCB DTCMCR: RMW Position */
842 #define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos) /*!< SCB DTCMCR: RMW Mask */
843
844 #define SCB_DTCMCR_EN_Pos 0U /*!< SCB DTCMCR: EN Position */
845 #define SCB_DTCMCR_EN_Msk (1UL /*<< SCB_DTCMCR_EN_Pos*/) /*!< SCB DTCMCR: EN Mask */
846
847 /* AHBP Control Register Definitions */
848 #define SCB_AHBPCR_SZ_Pos 1U /*!< SCB AHBPCR: SZ Position */
849 #define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos) /*!< SCB AHBPCR: SZ Mask */
850
851 #define SCB_AHBPCR_EN_Pos 0U /*!< SCB AHBPCR: EN Position */
852 #define SCB_AHBPCR_EN_Msk (1UL /*<< SCB_AHBPCR_EN_Pos*/) /*!< SCB AHBPCR: EN Mask */
853
854 /* L1 Cache Control Register Definitions */
855 #define SCB_CACR_FORCEWT_Pos 2U /*!< SCB CACR: FORCEWT Position */
856 #define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos) /*!< SCB CACR: FORCEWT Mask */
857
858 #define SCB_CACR_ECCEN_Pos 1U /*!< SCB CACR: ECCEN Position */
859 #define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos) /*!< SCB CACR: ECCEN Mask */
860
861 #define SCB_CACR_SIWT_Pos 0U /*!< SCB CACR: SIWT Position */
862 #define SCB_CACR_SIWT_Msk (1UL /*<< SCB_CACR_SIWT_Pos*/) /*!< SCB CACR: SIWT Mask */
863
864 /* AHBS Control Register Definitions */
865 #define SCB_AHBSCR_INITCOUNT_Pos 11U /*!< SCB AHBSCR: INITCOUNT Position */
866 #define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos) /*!< SCB AHBSCR: INITCOUNT Mask */
867
868 #define SCB_AHBSCR_TPRI_Pos 2U /*!< SCB AHBSCR: TPRI Position */
869 #define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos) /*!< SCB AHBSCR: TPRI Mask */
870
871 #define SCB_AHBSCR_CTL_Pos 0U /*!< SCB AHBSCR: CTL Position*/
872 #define SCB_AHBSCR_CTL_Msk (3UL /*<< SCB_AHBPCR_CTL_Pos*/) /*!< SCB AHBSCR: CTL Mask */
873
874 /* Auxiliary Bus Fault Status Register Definitions */
875 #define SCB_ABFSR_AXIMTYPE_Pos 8U /*!< SCB ABFSR: AXIMTYPE Position*/
876 #define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos) /*!< SCB ABFSR: AXIMTYPE Mask */
877
878 #define SCB_ABFSR_EPPB_Pos 4U /*!< SCB ABFSR: EPPB Position*/
879 #define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos) /*!< SCB ABFSR: EPPB Mask */
880
881 #define SCB_ABFSR_AXIM_Pos 3U /*!< SCB ABFSR: AXIM Position*/
882 #define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos) /*!< SCB ABFSR: AXIM Mask */
883
884 #define SCB_ABFSR_AHBP_Pos 2U /*!< SCB ABFSR: AHBP Position*/
885 #define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos) /*!< SCB ABFSR: AHBP Mask */
886
887 #define SCB_ABFSR_DTCM_Pos 1U /*!< SCB ABFSR: DTCM Position*/
888 #define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos) /*!< SCB ABFSR: DTCM Mask */
889
890 #define SCB_ABFSR_ITCM_Pos 0U /*!< SCB ABFSR: ITCM Position*/
891 #define SCB_ABFSR_ITCM_Msk (1UL /*<< SCB_ABFSR_ITCM_Pos*/) /*!< SCB ABFSR: ITCM Mask */
892
893 /*@} end of group CMSIS_SCB */
894
895
896 /**
897 \ingroup CMSIS_core_register
898 \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
899 \brief Type definitions for the System Control and ID Register not in the SCB
900 @{
901 */
902
903 /**
904 \brief Structure type to access the System Control and ID Register not in the SCB.
905 */
906 typedef struct
907 {
908 uint32_t RESERVED0[1U];
909 __IM uint32_t ICTR; /*!< Offset: 0x004 (R/ ) Interrupt Controller Type Register */
910 __IOM uint32_t ACTLR; /*!< Offset: 0x008 (R/W) Auxiliary Control Register */
911 } SCnSCB_Type;
912
913 /* Interrupt Controller Type Register Definitions */
914 #define SCnSCB_ICTR_INTLINESNUM_Pos 0U /*!< ICTR: INTLINESNUM Position */
915 #define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/) /*!< ICTR: INTLINESNUM Mask */
916
917 /* Auxiliary Control Register Definitions */
918 #define SCnSCB_ACTLR_DISITMATBFLUSH_Pos 12U /*!< ACTLR: DISITMATBFLUSH Position */
919 #define SCnSCB_ACTLR_DISITMATBFLUSH_Msk (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos) /*!< ACTLR: DISITMATBFLUSH Mask */
920
921 #define SCnSCB_ACTLR_DISRAMODE_Pos 11U /*!< ACTLR: DISRAMODE Position */
922 #define SCnSCB_ACTLR_DISRAMODE_Msk (1UL << SCnSCB_ACTLR_DISRAMODE_Pos) /*!< ACTLR: DISRAMODE Mask */
923
924 #define SCnSCB_ACTLR_FPEXCODIS_Pos 10U /*!< ACTLR: FPEXCODIS Position */
925 #define SCnSCB_ACTLR_FPEXCODIS_Msk (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos) /*!< ACTLR: FPEXCODIS Mask */
926
927 #define SCnSCB_ACTLR_DISFOLD_Pos 2U /*!< ACTLR: DISFOLD Position */
928 #define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos) /*!< ACTLR: DISFOLD Mask */
929
930 #define SCnSCB_ACTLR_DISMCYCINT_Pos 0U /*!< ACTLR: DISMCYCINT Position */
931 #define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/) /*!< ACTLR: DISMCYCINT Mask */
932
933 /*@} end of group CMSIS_SCnotSCB */
934
935
936 /**
937 \ingroup CMSIS_core_register
938 \defgroup CMSIS_SysTick System Tick Timer (SysTick)
939 \brief Type definitions for the System Timer Registers.
940 @{
941 */
942
943 /**
944 \brief Structure type to access the System Timer (SysTick).
945 */
946 typedef struct
947 {
948 __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) SysTick Control and Status Register */
949 __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) SysTick Reload Value Register */
950 __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) SysTick Current Value Register */
951 __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) SysTick Calibration Register */
952 } SysTick_Type;
953
954 /* SysTick Control / Status Register Definitions */
955 #define SysTick_CTRL_COUNTFLAG_Pos 16U /*!< SysTick CTRL: COUNTFLAG Position */
956 #define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos) /*!< SysTick CTRL: COUNTFLAG Mask */
957
958 #define SysTick_CTRL_CLKSOURCE_Pos 2U /*!< SysTick CTRL: CLKSOURCE Position */
959 #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos) /*!< SysTick CTRL: CLKSOURCE Mask */
960
961 #define SysTick_CTRL_TICKINT_Pos 1U /*!< SysTick CTRL: TICKINT Position */
962 #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos) /*!< SysTick CTRL: TICKINT Mask */
963
964 #define SysTick_CTRL_ENABLE_Pos 0U /*!< SysTick CTRL: ENABLE Position */
965 #define SysTick_CTRL_ENABLE_Msk (1UL /*<< SysTick_CTRL_ENABLE_Pos*/) /*!< SysTick CTRL: ENABLE Mask */
966
967 /* SysTick Reload Register Definitions */
968 #define SysTick_LOAD_RELOAD_Pos 0U /*!< SysTick LOAD: RELOAD Position */
969 #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/) /*!< SysTick LOAD: RELOAD Mask */
970
971 /* SysTick Current Register Definitions */
972 #define SysTick_VAL_CURRENT_Pos 0U /*!< SysTick VAL: CURRENT Position */
973 #define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/) /*!< SysTick VAL: CURRENT Mask */
974
975 /* SysTick Calibration Register Definitions */
976 #define SysTick_CALIB_NOREF_Pos 31U /*!< SysTick CALIB: NOREF Position */
977 #define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos) /*!< SysTick CALIB: NOREF Mask */
978
979 #define SysTick_CALIB_SKEW_Pos 30U /*!< SysTick CALIB: SKEW Position */
980 #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos) /*!< SysTick CALIB: SKEW Mask */
981
982 #define SysTick_CALIB_TENMS_Pos 0U /*!< SysTick CALIB: TENMS Position */
983 #define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/) /*!< SysTick CALIB: TENMS Mask */
984
985 /*@} end of group CMSIS_SysTick */
986
987
988 /**
989 \ingroup CMSIS_core_register
990 \defgroup CMSIS_ITM Instrumentation Trace Macrocell (ITM)
991 \brief Type definitions for the Instrumentation Trace Macrocell (ITM)
992 @{
993 */
994
995 /**
996 \brief Structure type to access the Instrumentation Trace Macrocell Register (ITM).
997 */
998 typedef struct
999 {
1000 __OM union
1001 {
1002 __OM uint8_t u8; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 8-bit */
1003 __OM uint16_t u16; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 16-bit */
1004 __OM uint32_t u32; /*!< Offset: 0x000 ( /W) ITM Stimulus Port 32-bit */
1005 } PORT [32U]; /*!< Offset: 0x000 ( /W) ITM Stimulus Port Registers */
1006 uint32_t RESERVED0[864U];
1007 __IOM uint32_t TER; /*!< Offset: 0xE00 (R/W) ITM Trace Enable Register */
1008 uint32_t RESERVED1[15U];
1009 __IOM uint32_t TPR; /*!< Offset: 0xE40 (R/W) ITM Trace Privilege Register */
1010 uint32_t RESERVED2[15U];
1011 __IOM uint32_t TCR; /*!< Offset: 0xE80 (R/W) ITM Trace Control Register */
1012 uint32_t RESERVED3[29U];
1013 __OM uint32_t IWR; /*!< Offset: 0xEF8 ( /W) ITM Integration Write Register */
1014 __IM uint32_t IRR; /*!< Offset: 0xEFC (R/ ) ITM Integration Read Register */
1015 __IOM uint32_t IMCR; /*!< Offset: 0xF00 (R/W) ITM Integration Mode Control Register */
1016 uint32_t RESERVED4[43U];
1017 __OM uint32_t LAR; /*!< Offset: 0xFB0 ( /W) ITM Lock Access Register */
1018 __IM uint32_t LSR; /*!< Offset: 0xFB4 (R/ ) ITM Lock Status Register */
1019 uint32_t RESERVED5[6U];
1020 __IM uint32_t PID4; /*!< Offset: 0xFD0 (R/ ) ITM Peripheral Identification Register #4 */
1021 __IM uint32_t PID5; /*!< Offset: 0xFD4 (R/ ) ITM Peripheral Identification Register #5 */
1022 __IM uint32_t PID6; /*!< Offset: 0xFD8 (R/ ) ITM Peripheral Identification Register #6 */
1023 __IM uint32_t PID7; /*!< Offset: 0xFDC (R/ ) ITM Peripheral Identification Register #7 */
1024 __IM uint32_t PID0; /*!< Offset: 0xFE0 (R/ ) ITM Peripheral Identification Register #0 */
1025 __IM uint32_t PID1; /*!< Offset: 0xFE4 (R/ ) ITM Peripheral Identification Register #1 */
1026 __IM uint32_t PID2; /*!< Offset: 0xFE8 (R/ ) ITM Peripheral Identification Register #2 */
1027 __IM uint32_t PID3; /*!< Offset: 0xFEC (R/ ) ITM Peripheral Identification Register #3 */
1028 __IM uint32_t CID0; /*!< Offset: 0xFF0 (R/ ) ITM Component Identification Register #0 */
1029 __IM uint32_t CID1; /*!< Offset: 0xFF4 (R/ ) ITM Component Identification Register #1 */
1030 __IM uint32_t CID2; /*!< Offset: 0xFF8 (R/ ) ITM Component Identification Register #2 */
1031 __IM uint32_t CID3; /*!< Offset: 0xFFC (R/ ) ITM Component Identification Register #3 */
1032 } ITM_Type;
1033
1034 /* ITM Trace Privilege Register Definitions */
1035 #define ITM_TPR_PRIVMASK_Pos 0U /*!< ITM TPR: PRIVMASK Position */
1036 #define ITM_TPR_PRIVMASK_Msk (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/) /*!< ITM TPR: PRIVMASK Mask */
1037
1038 /* ITM Trace Control Register Definitions */
1039 #define ITM_TCR_BUSY_Pos 23U /*!< ITM TCR: BUSY Position */
1040 #define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos) /*!< ITM TCR: BUSY Mask */
1041
1042 #define ITM_TCR_TraceBusID_Pos 16U /*!< ITM TCR: ATBID Position */
1043 #define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos) /*!< ITM TCR: ATBID Mask */
1044
1045 #define ITM_TCR_GTSFREQ_Pos 10U /*!< ITM TCR: Global timestamp frequency Position */
1046 #define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos) /*!< ITM TCR: Global timestamp frequency Mask */
1047
1048 #define ITM_TCR_TSPrescale_Pos 8U /*!< ITM TCR: TSPrescale Position */
1049 #define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos) /*!< ITM TCR: TSPrescale Mask */
1050
1051 #define ITM_TCR_SWOENA_Pos 4U /*!< ITM TCR: SWOENA Position */
1052 #define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos) /*!< ITM TCR: SWOENA Mask */
1053
1054 #define ITM_TCR_DWTENA_Pos 3U /*!< ITM TCR: DWTENA Position */
1055 #define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos) /*!< ITM TCR: DWTENA Mask */
1056
1057 #define ITM_TCR_SYNCENA_Pos 2U /*!< ITM TCR: SYNCENA Position */
1058 #define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos) /*!< ITM TCR: SYNCENA Mask */
1059
1060 #define ITM_TCR_TSENA_Pos 1U /*!< ITM TCR: TSENA Position */
1061 #define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos) /*!< ITM TCR: TSENA Mask */
1062
1063 #define ITM_TCR_ITMENA_Pos 0U /*!< ITM TCR: ITM Enable bit Position */
1064 #define ITM_TCR_ITMENA_Msk (1UL /*<< ITM_TCR_ITMENA_Pos*/) /*!< ITM TCR: ITM Enable bit Mask */
1065
1066 /* ITM Integration Write Register Definitions */
1067 #define ITM_IWR_ATVALIDM_Pos 0U /*!< ITM IWR: ATVALIDM Position */
1068 #define ITM_IWR_ATVALIDM_Msk (1UL /*<< ITM_IWR_ATVALIDM_Pos*/) /*!< ITM IWR: ATVALIDM Mask */
1069
1070 /* ITM Integration Read Register Definitions */
1071 #define ITM_IRR_ATREADYM_Pos 0U /*!< ITM IRR: ATREADYM Position */
1072 #define ITM_IRR_ATREADYM_Msk (1UL /*<< ITM_IRR_ATREADYM_Pos*/) /*!< ITM IRR: ATREADYM Mask */
1073
1074 /* ITM Integration Mode Control Register Definitions */
1075 #define ITM_IMCR_INTEGRATION_Pos 0U /*!< ITM IMCR: INTEGRATION Position */
1076 #define ITM_IMCR_INTEGRATION_Msk (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/) /*!< ITM IMCR: INTEGRATION Mask */
1077
1078 /* ITM Lock Status Register Definitions */
1079 #define ITM_LSR_ByteAcc_Pos 2U /*!< ITM LSR: ByteAcc Position */
1080 #define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos) /*!< ITM LSR: ByteAcc Mask */
1081
1082 #define ITM_LSR_Access_Pos 1U /*!< ITM LSR: Access Position */
1083 #define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos) /*!< ITM LSR: Access Mask */
1084
1085 #define ITM_LSR_Present_Pos 0U /*!< ITM LSR: Present Position */
1086 #define ITM_LSR_Present_Msk (1UL /*<< ITM_LSR_Present_Pos*/) /*!< ITM LSR: Present Mask */
1087
1088 /*@}*/ /* end of group CMSIS_ITM */
1089
1090
1091 /**
1092 \ingroup CMSIS_core_register
1093 \defgroup CMSIS_DWT Data Watchpoint and Trace (DWT)
1094 \brief Type definitions for the Data Watchpoint and Trace (DWT)
1095 @{
1096 */
1097
1098 /**
1099 \brief Structure type to access the Data Watchpoint and Trace Register (DWT).
1100 */
1101 typedef struct
1102 {
1103 __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control Register */
1104 __IOM uint32_t CYCCNT; /*!< Offset: 0x004 (R/W) Cycle Count Register */
1105 __IOM uint32_t CPICNT; /*!< Offset: 0x008 (R/W) CPI Count Register */
1106 __IOM uint32_t EXCCNT; /*!< Offset: 0x00C (R/W) Exception Overhead Count Register */
1107 __IOM uint32_t SLEEPCNT; /*!< Offset: 0x010 (R/W) Sleep Count Register */
1108 __IOM uint32_t LSUCNT; /*!< Offset: 0x014 (R/W) LSU Count Register */
1109 __IOM uint32_t FOLDCNT; /*!< Offset: 0x018 (R/W) Folded-instruction Count Register */
1110 __IM uint32_t PCSR; /*!< Offset: 0x01C (R/ ) Program Counter Sample Register */
1111 __IOM uint32_t COMP0; /*!< Offset: 0x020 (R/W) Comparator Register 0 */
1112 __IOM uint32_t MASK0; /*!< Offset: 0x024 (R/W) Mask Register 0 */
1113 __IOM uint32_t FUNCTION0; /*!< Offset: 0x028 (R/W) Function Register 0 */
1114 uint32_t RESERVED0[1U];
1115 __IOM uint32_t COMP1; /*!< Offset: 0x030 (R/W) Comparator Register 1 */
1116 __IOM uint32_t MASK1; /*!< Offset: 0x034 (R/W) Mask Register 1 */
1117 __IOM uint32_t FUNCTION1; /*!< Offset: 0x038 (R/W) Function Register 1 */
1118 uint32_t RESERVED1[1U];
1119 __IOM uint32_t COMP2; /*!< Offset: 0x040 (R/W) Comparator Register 2 */
1120 __IOM uint32_t MASK2; /*!< Offset: 0x044 (R/W) Mask Register 2 */
1121 __IOM uint32_t FUNCTION2; /*!< Offset: 0x048 (R/W) Function Register 2 */
1122 uint32_t RESERVED2[1U];
1123 __IOM uint32_t COMP3; /*!< Offset: 0x050 (R/W) Comparator Register 3 */
1124 __IOM uint32_t MASK3; /*!< Offset: 0x054 (R/W) Mask Register 3 */
1125 __IOM uint32_t FUNCTION3; /*!< Offset: 0x058 (R/W) Function Register 3 */
1126 uint32_t RESERVED3[981U];
1127 __OM uint32_t LAR; /*!< Offset: 0xFB0 ( W) Lock Access Register */
1128 __IM uint32_t LSR; /*!< Offset: 0xFB4 (R ) Lock Status Register */
1129 } DWT_Type;
1130
1131 /* DWT Control Register Definitions */
1132 #define DWT_CTRL_NUMCOMP_Pos 28U /*!< DWT CTRL: NUMCOMP Position */
1133 #define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos) /*!< DWT CTRL: NUMCOMP Mask */
1134
1135 #define DWT_CTRL_NOTRCPKT_Pos 27U /*!< DWT CTRL: NOTRCPKT Position */
1136 #define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos) /*!< DWT CTRL: NOTRCPKT Mask */
1137
1138 #define DWT_CTRL_NOEXTTRIG_Pos 26U /*!< DWT CTRL: NOEXTTRIG Position */
1139 #define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos) /*!< DWT CTRL: NOEXTTRIG Mask */
1140
1141 #define DWT_CTRL_NOCYCCNT_Pos 25U /*!< DWT CTRL: NOCYCCNT Position */
1142 #define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos) /*!< DWT CTRL: NOCYCCNT Mask */
1143
1144 #define DWT_CTRL_NOPRFCNT_Pos 24U /*!< DWT CTRL: NOPRFCNT Position */
1145 #define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos) /*!< DWT CTRL: NOPRFCNT Mask */
1146
1147 #define DWT_CTRL_CYCEVTENA_Pos 22U /*!< DWT CTRL: CYCEVTENA Position */
1148 #define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos) /*!< DWT CTRL: CYCEVTENA Mask */
1149
1150 #define DWT_CTRL_FOLDEVTENA_Pos 21U /*!< DWT CTRL: FOLDEVTENA Position */
1151 #define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos) /*!< DWT CTRL: FOLDEVTENA Mask */
1152
1153 #define DWT_CTRL_LSUEVTENA_Pos 20U /*!< DWT CTRL: LSUEVTENA Position */
1154 #define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos) /*!< DWT CTRL: LSUEVTENA Mask */
1155
1156 #define DWT_CTRL_SLEEPEVTENA_Pos 19U /*!< DWT CTRL: SLEEPEVTENA Position */
1157 #define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos) /*!< DWT CTRL: SLEEPEVTENA Mask */
1158
1159 #define DWT_CTRL_EXCEVTENA_Pos 18U /*!< DWT CTRL: EXCEVTENA Position */
1160 #define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos) /*!< DWT CTRL: EXCEVTENA Mask */
1161
1162 #define DWT_CTRL_CPIEVTENA_Pos 17U /*!< DWT CTRL: CPIEVTENA Position */
1163 #define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos) /*!< DWT CTRL: CPIEVTENA Mask */
1164
1165 #define DWT_CTRL_EXCTRCENA_Pos 16U /*!< DWT CTRL: EXCTRCENA Position */
1166 #define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos) /*!< DWT CTRL: EXCTRCENA Mask */
1167
1168 #define DWT_CTRL_PCSAMPLENA_Pos 12U /*!< DWT CTRL: PCSAMPLENA Position */
1169 #define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos) /*!< DWT CTRL: PCSAMPLENA Mask */
1170
1171 #define DWT_CTRL_SYNCTAP_Pos 10U /*!< DWT CTRL: SYNCTAP Position */
1172 #define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos) /*!< DWT CTRL: SYNCTAP Mask */
1173
1174 #define DWT_CTRL_CYCTAP_Pos 9U /*!< DWT CTRL: CYCTAP Position */
1175 #define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos) /*!< DWT CTRL: CYCTAP Mask */
1176
1177 #define DWT_CTRL_POSTINIT_Pos 5U /*!< DWT CTRL: POSTINIT Position */
1178 #define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos) /*!< DWT CTRL: POSTINIT Mask */
1179
1180 #define DWT_CTRL_POSTPRESET_Pos 1U /*!< DWT CTRL: POSTPRESET Position */
1181 #define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos) /*!< DWT CTRL: POSTPRESET Mask */
1182
1183 #define DWT_CTRL_CYCCNTENA_Pos 0U /*!< DWT CTRL: CYCCNTENA Position */
1184 #define DWT_CTRL_CYCCNTENA_Msk (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/) /*!< DWT CTRL: CYCCNTENA Mask */
1185
1186 /* DWT CPI Count Register Definitions */
1187 #define DWT_CPICNT_CPICNT_Pos 0U /*!< DWT CPICNT: CPICNT Position */
1188 #define DWT_CPICNT_CPICNT_Msk (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/) /*!< DWT CPICNT: CPICNT Mask */
1189
1190 /* DWT Exception Overhead Count Register Definitions */
1191 #define DWT_EXCCNT_EXCCNT_Pos 0U /*!< DWT EXCCNT: EXCCNT Position */
1192 #define DWT_EXCCNT_EXCCNT_Msk (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/) /*!< DWT EXCCNT: EXCCNT Mask */
1193
1194 /* DWT Sleep Count Register Definitions */
1195 #define DWT_SLEEPCNT_SLEEPCNT_Pos 0U /*!< DWT SLEEPCNT: SLEEPCNT Position */
1196 #define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/) /*!< DWT SLEEPCNT: SLEEPCNT Mask */
1197
1198 /* DWT LSU Count Register Definitions */
1199 #define DWT_LSUCNT_LSUCNT_Pos 0U /*!< DWT LSUCNT: LSUCNT Position */
1200 #define DWT_LSUCNT_LSUCNT_Msk (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/) /*!< DWT LSUCNT: LSUCNT Mask */
1201
1202 /* DWT Folded-instruction Count Register Definitions */
1203 #define DWT_FOLDCNT_FOLDCNT_Pos 0U /*!< DWT FOLDCNT: FOLDCNT Position */
1204 #define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/) /*!< DWT FOLDCNT: FOLDCNT Mask */
1205
1206 /* DWT Comparator Mask Register Definitions */
1207 #define DWT_MASK_MASK_Pos 0U /*!< DWT MASK: MASK Position */
1208 #define DWT_MASK_MASK_Msk (0x1FUL /*<< DWT_MASK_MASK_Pos*/) /*!< DWT MASK: MASK Mask */
1209
1210 /* DWT Comparator Function Register Definitions */
1211 #define DWT_FUNCTION_MATCHED_Pos 24U /*!< DWT FUNCTION: MATCHED Position */
1212 #define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos) /*!< DWT FUNCTION: MATCHED Mask */
1213
1214 #define DWT_FUNCTION_DATAVADDR1_Pos 16U /*!< DWT FUNCTION: DATAVADDR1 Position */
1215 #define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos) /*!< DWT FUNCTION: DATAVADDR1 Mask */
1216
1217 #define DWT_FUNCTION_DATAVADDR0_Pos 12U /*!< DWT FUNCTION: DATAVADDR0 Position */
1218 #define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos) /*!< DWT FUNCTION: DATAVADDR0 Mask */
1219
1220 #define DWT_FUNCTION_DATAVSIZE_Pos 10U /*!< DWT FUNCTION: DATAVSIZE Position */
1221 #define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos) /*!< DWT FUNCTION: DATAVSIZE Mask */
1222
1223 #define DWT_FUNCTION_LNK1ENA_Pos 9U /*!< DWT FUNCTION: LNK1ENA Position */
1224 #define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos) /*!< DWT FUNCTION: LNK1ENA Mask */
1225
1226 #define DWT_FUNCTION_DATAVMATCH_Pos 8U /*!< DWT FUNCTION: DATAVMATCH Position */
1227 #define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos) /*!< DWT FUNCTION: DATAVMATCH Mask */
1228
1229 #define DWT_FUNCTION_CYCMATCH_Pos 7U /*!< DWT FUNCTION: CYCMATCH Position */
1230 #define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos) /*!< DWT FUNCTION: CYCMATCH Mask */
1231
1232 #define DWT_FUNCTION_EMITRANGE_Pos 5U /*!< DWT FUNCTION: EMITRANGE Position */
1233 #define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos) /*!< DWT FUNCTION: EMITRANGE Mask */
1234
1235 #define DWT_FUNCTION_FUNCTION_Pos 0U /*!< DWT FUNCTION: FUNCTION Position */
1236 #define DWT_FUNCTION_FUNCTION_Msk (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/) /*!< DWT FUNCTION: FUNCTION Mask */
1237
1238 /*@}*/ /* end of group CMSIS_DWT */
1239
1240
1241 /**
1242 \ingroup CMSIS_core_register
1243 \defgroup CMSIS_TPI Trace Port Interface (TPI)
1244 \brief Type definitions for the Trace Port Interface (TPI)
1245 @{
1246 */
1247
1248 /**
1249 \brief Structure type to access the Trace Port Interface Register (TPI).
1250 */
1251 typedef struct
1252 {
1253 __IOM uint32_t SSPSR; /*!< Offset: 0x000 (R/ ) Supported Parallel Port Size Register */
1254 __IOM uint32_t CSPSR; /*!< Offset: 0x004 (R/W) Current Parallel Port Size Register */
1255 uint32_t RESERVED0[2U];
1256 __IOM uint32_t ACPR; /*!< Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register */
1257 uint32_t RESERVED1[55U];
1258 __IOM uint32_t SPPR; /*!< Offset: 0x0F0 (R/W) Selected Pin Protocol Register */
1259 uint32_t RESERVED2[131U];
1260 __IM uint32_t FFSR; /*!< Offset: 0x300 (R/ ) Formatter and Flush Status Register */
1261 __IOM uint32_t FFCR; /*!< Offset: 0x304 (R/W) Formatter and Flush Control Register */
1262 __IM uint32_t FSCR; /*!< Offset: 0x308 (R/ ) Formatter Synchronization Counter Register */
1263 uint32_t RESERVED3[759U];
1264 __IM uint32_t TRIGGER; /*!< Offset: 0xEE8 (R/ ) TRIGGER */
1265 __IM uint32_t FIFO0; /*!< Offset: 0xEEC (R/ ) Integration ETM Data */
1266 __IM uint32_t ITATBCTR2; /*!< Offset: 0xEF0 (R/ ) ITATBCTR2 */
1267 uint32_t RESERVED4[1U];
1268 __IM uint32_t ITATBCTR0; /*!< Offset: 0xEF8 (R/ ) ITATBCTR0 */
1269 __IM uint32_t FIFO1; /*!< Offset: 0xEFC (R/ ) Integration ITM Data */
1270 __IOM uint32_t ITCTRL; /*!< Offset: 0xF00 (R/W) Integration Mode Control */
1271 uint32_t RESERVED5[39U];
1272 __IOM uint32_t CLAIMSET; /*!< Offset: 0xFA0 (R/W) Claim tag set */
1273 __IOM uint32_t CLAIMCLR; /*!< Offset: 0xFA4 (R/W) Claim tag clear */
1274 uint32_t RESERVED7[8U];
1275 __IM uint32_t DEVID; /*!< Offset: 0xFC8 (R/ ) TPIU_DEVID */
1276 __IM uint32_t DEVTYPE; /*!< Offset: 0xFCC (R/ ) TPIU_DEVTYPE */
1277 } TPI_Type;
1278
1279 /* TPI Asynchronous Clock Prescaler Register Definitions */
1280 #define TPI_ACPR_PRESCALER_Pos 0U /*!< TPI ACPR: PRESCALER Position */
1281 #define TPI_ACPR_PRESCALER_Msk (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/) /*!< TPI ACPR: PRESCALER Mask */
1282
1283 /* TPI Selected Pin Protocol Register Definitions */
1284 #define TPI_SPPR_TXMODE_Pos 0U /*!< TPI SPPR: TXMODE Position */
1285 #define TPI_SPPR_TXMODE_Msk (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/) /*!< TPI SPPR: TXMODE Mask */
1286
1287 /* TPI Formatter and Flush Status Register Definitions */
1288 #define TPI_FFSR_FtNonStop_Pos 3U /*!< TPI FFSR: FtNonStop Position */
1289 #define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos) /*!< TPI FFSR: FtNonStop Mask */
1290
1291 #define TPI_FFSR_TCPresent_Pos 2U /*!< TPI FFSR: TCPresent Position */
1292 #define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos) /*!< TPI FFSR: TCPresent Mask */
1293
1294 #define TPI_FFSR_FtStopped_Pos 1U /*!< TPI FFSR: FtStopped Position */
1295 #define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos) /*!< TPI FFSR: FtStopped Mask */
1296
1297 #define TPI_FFSR_FlInProg_Pos 0U /*!< TPI FFSR: FlInProg Position */
1298 #define TPI_FFSR_FlInProg_Msk (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/) /*!< TPI FFSR: FlInProg Mask */
1299
1300 /* TPI Formatter and Flush Control Register Definitions */
1301 #define TPI_FFCR_TrigIn_Pos 8U /*!< TPI FFCR: TrigIn Position */
1302 #define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos) /*!< TPI FFCR: TrigIn Mask */
1303
1304 #define TPI_FFCR_EnFCont_Pos 1U /*!< TPI FFCR: EnFCont Position */
1305 #define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos) /*!< TPI FFCR: EnFCont Mask */
1306
1307 /* TPI TRIGGER Register Definitions */
1308 #define TPI_TRIGGER_TRIGGER_Pos 0U /*!< TPI TRIGGER: TRIGGER Position */
1309 #define TPI_TRIGGER_TRIGGER_Msk (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/) /*!< TPI TRIGGER: TRIGGER Mask */
1310
1311 /* TPI Integration ETM Data Register Definitions (FIFO0) */
1312 #define TPI_FIFO0_ITM_ATVALID_Pos 29U /*!< TPI FIFO0: ITM_ATVALID Position */
1313 #define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos) /*!< TPI FIFO0: ITM_ATVALID Mask */
1314
1315 #define TPI_FIFO0_ITM_bytecount_Pos 27U /*!< TPI FIFO0: ITM_bytecount Position */
1316 #define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos) /*!< TPI FIFO0: ITM_bytecount Mask */
1317
1318 #define TPI_FIFO0_ETM_ATVALID_Pos 26U /*!< TPI FIFO0: ETM_ATVALID Position */
1319 #define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos) /*!< TPI FIFO0: ETM_ATVALID Mask */
1320
1321 #define TPI_FIFO0_ETM_bytecount_Pos 24U /*!< TPI FIFO0: ETM_bytecount Position */
1322 #define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos) /*!< TPI FIFO0: ETM_bytecount Mask */
1323
1324 #define TPI_FIFO0_ETM2_Pos 16U /*!< TPI FIFO0: ETM2 Position */
1325 #define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos) /*!< TPI FIFO0: ETM2 Mask */
1326
1327 #define TPI_FIFO0_ETM1_Pos 8U /*!< TPI FIFO0: ETM1 Position */
1328 #define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos) /*!< TPI FIFO0: ETM1 Mask */
1329
1330 #define TPI_FIFO0_ETM0_Pos 0U /*!< TPI FIFO0: ETM0 Position */
1331 #define TPI_FIFO0_ETM0_Msk (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/) /*!< TPI FIFO0: ETM0 Mask */
1332
1333 /* TPI ITATBCTR2 Register Definitions */
1334 #define TPI_ITATBCTR2_ATREADY_Pos 0U /*!< TPI ITATBCTR2: ATREADY Position */
1335 #define TPI_ITATBCTR2_ATREADY_Msk (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/) /*!< TPI ITATBCTR2: ATREADY Mask */
1336
1337 /* TPI Integration ITM Data Register Definitions (FIFO1) */
1338 #define TPI_FIFO1_ITM_ATVALID_Pos 29U /*!< TPI FIFO1: ITM_ATVALID Position */
1339 #define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos) /*!< TPI FIFO1: ITM_ATVALID Mask */
1340
1341 #define TPI_FIFO1_ITM_bytecount_Pos 27U /*!< TPI FIFO1: ITM_bytecount Position */
1342 #define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos) /*!< TPI FIFO1: ITM_bytecount Mask */
1343
1344 #define TPI_FIFO1_ETM_ATVALID_Pos 26U /*!< TPI FIFO1: ETM_ATVALID Position */
1345 #define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos) /*!< TPI FIFO1: ETM_ATVALID Mask */
1346
1347 #define TPI_FIFO1_ETM_bytecount_Pos 24U /*!< TPI FIFO1: ETM_bytecount Position */
1348 #define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos) /*!< TPI FIFO1: ETM_bytecount Mask */
1349
1350 #define TPI_FIFO1_ITM2_Pos 16U /*!< TPI FIFO1: ITM2 Position */
1351 #define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos) /*!< TPI FIFO1: ITM2 Mask */
1352
1353 #define TPI_FIFO1_ITM1_Pos 8U /*!< TPI FIFO1: ITM1 Position */
1354 #define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos) /*!< TPI FIFO1: ITM1 Mask */
1355
1356 #define TPI_FIFO1_ITM0_Pos 0U /*!< TPI FIFO1: ITM0 Position */
1357 #define TPI_FIFO1_ITM0_Msk (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/) /*!< TPI FIFO1: ITM0 Mask */
1358
1359 /* TPI ITATBCTR0 Register Definitions */
1360 #define TPI_ITATBCTR0_ATREADY_Pos 0U /*!< TPI ITATBCTR0: ATREADY Position */
1361 #define TPI_ITATBCTR0_ATREADY_Msk (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/) /*!< TPI ITATBCTR0: ATREADY Mask */
1362
1363 /* TPI Integration Mode Control Register Definitions */
1364 #define TPI_ITCTRL_Mode_Pos 0U /*!< TPI ITCTRL: Mode Position */
1365 #define TPI_ITCTRL_Mode_Msk (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/) /*!< TPI ITCTRL: Mode Mask */
1366
1367 /* TPI DEVID Register Definitions */
1368 #define TPI_DEVID_NRZVALID_Pos 11U /*!< TPI DEVID: NRZVALID Position */
1369 #define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos) /*!< TPI DEVID: NRZVALID Mask */
1370
1371 #define TPI_DEVID_MANCVALID_Pos 10U /*!< TPI DEVID: MANCVALID Position */
1372 #define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos) /*!< TPI DEVID: MANCVALID Mask */
1373
1374 #define TPI_DEVID_PTINVALID_Pos 9U /*!< TPI DEVID: PTINVALID Position */
1375 #define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos) /*!< TPI DEVID: PTINVALID Mask */
1376
1377 #define TPI_DEVID_MinBufSz_Pos 6U /*!< TPI DEVID: MinBufSz Position */
1378 #define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos) /*!< TPI DEVID: MinBufSz Mask */
1379
1380 #define TPI_DEVID_AsynClkIn_Pos 5U /*!< TPI DEVID: AsynClkIn Position */
1381 #define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos) /*!< TPI DEVID: AsynClkIn Mask */
1382
1383 #define TPI_DEVID_NrTraceInput_Pos 0U /*!< TPI DEVID: NrTraceInput Position */
1384 #define TPI_DEVID_NrTraceInput_Msk (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/) /*!< TPI DEVID: NrTraceInput Mask */
1385
1386 /* TPI DEVTYPE Register Definitions */
1387 #define TPI_DEVTYPE_MajorType_Pos 4U /*!< TPI DEVTYPE: MajorType Position */
1388 #define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos) /*!< TPI DEVTYPE: MajorType Mask */
1389
1390 #define TPI_DEVTYPE_SubType_Pos 0U /*!< TPI DEVTYPE: SubType Position */
1391 #define TPI_DEVTYPE_SubType_Msk (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/) /*!< TPI DEVTYPE: SubType Mask */
1392
1393 /*@}*/ /* end of group CMSIS_TPI */
1394
1395
1396 #if (__MPU_PRESENT == 1U)
1397 /**
1398 \ingroup CMSIS_core_register
1399 \defgroup CMSIS_MPU Memory Protection Unit (MPU)
1400 \brief Type definitions for the Memory Protection Unit (MPU)
1401 @{
1402 */
1403
1404 /**
1405 \brief Structure type to access the Memory Protection Unit (MPU).
1406 */
1407 typedef struct
1408 {
1409 __IM uint32_t TYPE; /*!< Offset: 0x000 (R/ ) MPU Type Register */
1410 __IOM uint32_t CTRL; /*!< Offset: 0x004 (R/W) MPU Control Register */
1411 __IOM uint32_t RNR; /*!< Offset: 0x008 (R/W) MPU Region RNRber Register */
1412 __IOM uint32_t RBAR; /*!< Offset: 0x00C (R/W) MPU Region Base Address Register */
1413 __IOM uint32_t RASR; /*!< Offset: 0x010 (R/W) MPU Region Attribute and Size Register */
1414 __IOM uint32_t RBAR_A1; /*!< Offset: 0x014 (R/W) MPU Alias 1 Region Base Address Register */
1415 __IOM uint32_t RASR_A1; /*!< Offset: 0x018 (R/W) MPU Alias 1 Region Attribute and Size Register */
1416 __IOM uint32_t RBAR_A2; /*!< Offset: 0x01C (R/W) MPU Alias 2 Region Base Address Register */
1417 __IOM uint32_t RASR_A2; /*!< Offset: 0x020 (R/W) MPU Alias 2 Region Attribute and Size Register */
1418 __IOM uint32_t RBAR_A3; /*!< Offset: 0x024 (R/W) MPU Alias 3 Region Base Address Register */
1419 __IOM uint32_t RASR_A3; /*!< Offset: 0x028 (R/W) MPU Alias 3 Region Attribute and Size Register */
1420 } MPU_Type;
1421
1422 /* MPU Type Register Definitions */
1423 #define MPU_TYPE_IREGION_Pos 16U /*!< MPU TYPE: IREGION Position */
1424 #define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos) /*!< MPU TYPE: IREGION Mask */
1425
1426 #define MPU_TYPE_DREGION_Pos 8U /*!< MPU TYPE: DREGION Position */
1427 #define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos) /*!< MPU TYPE: DREGION Mask */
1428
1429 #define MPU_TYPE_SEPARATE_Pos 0U /*!< MPU TYPE: SEPARATE Position */
1430 #define MPU_TYPE_SEPARATE_Msk (1UL /*<< MPU_TYPE_SEPARATE_Pos*/) /*!< MPU TYPE: SEPARATE Mask */
1431
1432 /* MPU Control Register Definitions */
1433 #define MPU_CTRL_PRIVDEFENA_Pos 2U /*!< MPU CTRL: PRIVDEFENA Position */
1434 #define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos) /*!< MPU CTRL: PRIVDEFENA Mask */
1435
1436 #define MPU_CTRL_HFNMIENA_Pos 1U /*!< MPU CTRL: HFNMIENA Position */
1437 #define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos) /*!< MPU CTRL: HFNMIENA Mask */
1438
1439 #define MPU_CTRL_ENABLE_Pos 0U /*!< MPU CTRL: ENABLE Position */
1440 #define MPU_CTRL_ENABLE_Msk (1UL /*<< MPU_CTRL_ENABLE_Pos*/) /*!< MPU CTRL: ENABLE Mask */
1441
1442 /* MPU Region Number Register Definitions */
1443 #define MPU_RNR_REGION_Pos 0U /*!< MPU RNR: REGION Position */
1444 #define MPU_RNR_REGION_Msk (0xFFUL /*<< MPU_RNR_REGION_Pos*/) /*!< MPU RNR: REGION Mask */
1445
1446 /* MPU Region Base Address Register Definitions */
1447 #define MPU_RBAR_ADDR_Pos 5U /*!< MPU RBAR: ADDR Position */
1448 #define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos) /*!< MPU RBAR: ADDR Mask */
1449
1450 #define MPU_RBAR_VALID_Pos 4U /*!< MPU RBAR: VALID Position */
1451 #define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos) /*!< MPU RBAR: VALID Mask */
1452
1453 #define MPU_RBAR_REGION_Pos 0U /*!< MPU RBAR: REGION Position */
1454 #define MPU_RBAR_REGION_Msk (0xFUL /*<< MPU_RBAR_REGION_Pos*/) /*!< MPU RBAR: REGION Mask */
1455
1456 /* MPU Region Attribute and Size Register Definitions */
1457 #define MPU_RASR_ATTRS_Pos 16U /*!< MPU RASR: MPU Region Attribute field Position */
1458 #define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos) /*!< MPU RASR: MPU Region Attribute field Mask */
1459
1460 #define MPU_RASR_XN_Pos 28U /*!< MPU RASR: ATTRS.XN Position */
1461 #define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos) /*!< MPU RASR: ATTRS.XN Mask */
1462
1463 #define MPU_RASR_AP_Pos 24U /*!< MPU RASR: ATTRS.AP Position */
1464 #define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos) /*!< MPU RASR: ATTRS.AP Mask */
1465
1466 #define MPU_RASR_TEX_Pos 19U /*!< MPU RASR: ATTRS.TEX Position */
1467 #define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos) /*!< MPU RASR: ATTRS.TEX Mask */
1468
1469 #define MPU_RASR_S_Pos 18U /*!< MPU RASR: ATTRS.S Position */
1470 #define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos) /*!< MPU RASR: ATTRS.S Mask */
1471
1472 #define MPU_RASR_C_Pos 17U /*!< MPU RASR: ATTRS.C Position */
1473 #define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos) /*!< MPU RASR: ATTRS.C Mask */
1474
1475 #define MPU_RASR_B_Pos 16U /*!< MPU RASR: ATTRS.B Position */
1476 #define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos) /*!< MPU RASR: ATTRS.B Mask */
1477
1478 #define MPU_RASR_SRD_Pos 8U /*!< MPU RASR: Sub-Region Disable Position */
1479 #define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos) /*!< MPU RASR: Sub-Region Disable Mask */
1480
1481 #define MPU_RASR_SIZE_Pos 1U /*!< MPU RASR: Region Size Field Position */
1482 #define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos) /*!< MPU RASR: Region Size Field Mask */
1483
1484 #define MPU_RASR_ENABLE_Pos 0U /*!< MPU RASR: Region enable bit Position */
1485 #define MPU_RASR_ENABLE_Msk (1UL /*<< MPU_RASR_ENABLE_Pos*/) /*!< MPU RASR: Region enable bit Disable Mask */
1486
1487 /*@} end of group CMSIS_MPU */
1488 #endif
1489
1490
1491 #if (__FPU_PRESENT == 1U)
1492 /**
1493 \ingroup CMSIS_core_register
1494 \defgroup CMSIS_FPU Floating Point Unit (FPU)
1495 \brief Type definitions for the Floating Point Unit (FPU)
1496 @{
1497 */
1498
1499 /**
1500 \brief Structure type to access the Floating Point Unit (FPU).
1501 */
1502 typedef struct
1503 {
1504 uint32_t RESERVED0[1U];
1505 __IOM uint32_t FPCCR; /*!< Offset: 0x004 (R/W) Floating-Point Context Control Register */
1506 __IOM uint32_t FPCAR; /*!< Offset: 0x008 (R/W) Floating-Point Context Address Register */
1507 __IOM uint32_t FPDSCR; /*!< Offset: 0x00C (R/W) Floating-Point Default Status Control Register */
1508 __IM uint32_t MVFR0; /*!< Offset: 0x010 (R/ ) Media and FP Feature Register 0 */
1509 __IM uint32_t MVFR1; /*!< Offset: 0x014 (R/ ) Media and FP Feature Register 1 */
1510 __IM uint32_t MVFR2; /*!< Offset: 0x018 (R/ ) Media and FP Feature Register 2 */
1511 } FPU_Type;
1512
1513 /* Floating-Point Context Control Register Definitions */
1514 #define FPU_FPCCR_ASPEN_Pos 31U /*!< FPCCR: ASPEN bit Position */
1515 #define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos) /*!< FPCCR: ASPEN bit Mask */
1516
1517 #define FPU_FPCCR_LSPEN_Pos 30U /*!< FPCCR: LSPEN Position */
1518 #define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos) /*!< FPCCR: LSPEN bit Mask */
1519
1520 #define FPU_FPCCR_MONRDY_Pos 8U /*!< FPCCR: MONRDY Position */
1521 #define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos) /*!< FPCCR: MONRDY bit Mask */
1522
1523 #define FPU_FPCCR_BFRDY_Pos 6U /*!< FPCCR: BFRDY Position */
1524 #define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos) /*!< FPCCR: BFRDY bit Mask */
1525
1526 #define FPU_FPCCR_MMRDY_Pos 5U /*!< FPCCR: MMRDY Position */
1527 #define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos) /*!< FPCCR: MMRDY bit Mask */
1528
1529 #define FPU_FPCCR_HFRDY_Pos 4U /*!< FPCCR: HFRDY Position */
1530 #define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos) /*!< FPCCR: HFRDY bit Mask */
1531
1532 #define FPU_FPCCR_THREAD_Pos 3U /*!< FPCCR: processor mode bit Position */
1533 #define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos) /*!< FPCCR: processor mode active bit Mask */
1534
1535 #define FPU_FPCCR_USER_Pos 1U /*!< FPCCR: privilege level bit Position */
1536 #define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos) /*!< FPCCR: privilege level bit Mask */
1537
1538 #define FPU_FPCCR_LSPACT_Pos 0U /*!< FPCCR: Lazy state preservation active bit Position */
1539 #define FPU_FPCCR_LSPACT_Msk (1UL /*<< FPU_FPCCR_LSPACT_Pos*/) /*!< FPCCR: Lazy state preservation active bit Mask */
1540
1541 /* Floating-Point Context Address Register Definitions */
1542 #define FPU_FPCAR_ADDRESS_Pos 3U /*!< FPCAR: ADDRESS bit Position */
1543 #define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos) /*!< FPCAR: ADDRESS bit Mask */
1544
1545 /* Floating-Point Default Status Control Register Definitions */
1546 #define FPU_FPDSCR_AHP_Pos 26U /*!< FPDSCR: AHP bit Position */
1547 #define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos) /*!< FPDSCR: AHP bit Mask */
1548
1549 #define FPU_FPDSCR_DN_Pos 25U /*!< FPDSCR: DN bit Position */
1550 #define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos) /*!< FPDSCR: DN bit Mask */
1551
1552 #define FPU_FPDSCR_FZ_Pos 24U /*!< FPDSCR: FZ bit Position */
1553 #define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos) /*!< FPDSCR: FZ bit Mask */
1554
1555 #define FPU_FPDSCR_RMode_Pos 22U /*!< FPDSCR: RMode bit Position */
1556 #define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos) /*!< FPDSCR: RMode bit Mask */
1557
1558 /* Media and FP Feature Register 0 Definitions */
1559 #define FPU_MVFR0_FP_rounding_modes_Pos 28U /*!< MVFR0: FP rounding modes bits Position */
1560 #define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos) /*!< MVFR0: FP rounding modes bits Mask */
1561
1562 #define FPU_MVFR0_Short_vectors_Pos 24U /*!< MVFR0: Short vectors bits Position */
1563 #define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos) /*!< MVFR0: Short vectors bits Mask */
1564
1565 #define FPU_MVFR0_Square_root_Pos 20U /*!< MVFR0: Square root bits Position */
1566 #define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos) /*!< MVFR0: Square root bits Mask */
1567
1568 #define FPU_MVFR0_Divide_Pos 16U /*!< MVFR0: Divide bits Position */
1569 #define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos) /*!< MVFR0: Divide bits Mask */
1570
1571 #define FPU_MVFR0_FP_excep_trapping_Pos 12U /*!< MVFR0: FP exception trapping bits Position */
1572 #define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos) /*!< MVFR0: FP exception trapping bits Mask */
1573
1574 #define FPU_MVFR0_Double_precision_Pos 8U /*!< MVFR0: Double-precision bits Position */
1575 #define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos) /*!< MVFR0: Double-precision bits Mask */
1576
1577 #define FPU_MVFR0_Single_precision_Pos 4U /*!< MVFR0: Single-precision bits Position */
1578 #define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos) /*!< MVFR0: Single-precision bits Mask */
1579
1580 #define FPU_MVFR0_A_SIMD_registers_Pos 0U /*!< MVFR0: A_SIMD registers bits Position */
1581 #define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/) /*!< MVFR0: A_SIMD registers bits Mask */
1582
1583 /* Media and FP Feature Register 1 Definitions */
1584 #define FPU_MVFR1_FP_fused_MAC_Pos 28U /*!< MVFR1: FP fused MAC bits Position */
1585 #define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos) /*!< MVFR1: FP fused MAC bits Mask */
1586
1587 #define FPU_MVFR1_FP_HPFP_Pos 24U /*!< MVFR1: FP HPFP bits Position */
1588 #define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos) /*!< MVFR1: FP HPFP bits Mask */
1589
1590 #define FPU_MVFR1_D_NaN_mode_Pos 4U /*!< MVFR1: D_NaN mode bits Position */
1591 #define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos) /*!< MVFR1: D_NaN mode bits Mask */
1592
1593 #define FPU_MVFR1_FtZ_mode_Pos 0U /*!< MVFR1: FtZ mode bits Position */
1594 #define FPU_MVFR1_FtZ_mode_Msk (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/) /*!< MVFR1: FtZ mode bits Mask */
1595
1596 /* Media and FP Feature Register 2 Definitions */
1597
1598 /*@} end of group CMSIS_FPU */
1599 #endif
1600
1601
1602 /**
1603 \ingroup CMSIS_core_register
1604 \defgroup CMSIS_CoreDebug Core Debug Registers (CoreDebug)
1605 \brief Type definitions for the Core Debug Registers
1606 @{
1607 */
1608
1609 /**
1610 \brief Structure type to access the Core Debug Register (CoreDebug).
1611 */
1612 typedef struct
1613 {
1614 __IOM uint32_t DHCSR; /*!< Offset: 0x000 (R/W) Debug Halting Control and Status Register */
1615 __OM uint32_t DCRSR; /*!< Offset: 0x004 ( /W) Debug Core Register Selector Register */
1616 __IOM uint32_t DCRDR; /*!< Offset: 0x008 (R/W) Debug Core Register Data Register */
1617 __IOM uint32_t DEMCR; /*!< Offset: 0x00C (R/W) Debug Exception and Monitor Control Register */
1618 } CoreDebug_Type;
1619
1620 /* Debug Halting Control and Status Register Definitions */
1621 #define CoreDebug_DHCSR_DBGKEY_Pos 16U /*!< CoreDebug DHCSR: DBGKEY Position */
1622 #define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos) /*!< CoreDebug DHCSR: DBGKEY Mask */
1623
1624 #define CoreDebug_DHCSR_S_RESET_ST_Pos 25U /*!< CoreDebug DHCSR: S_RESET_ST Position */
1625 #define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos) /*!< CoreDebug DHCSR: S_RESET_ST Mask */
1626
1627 #define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
1628 #define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos) /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
1629
1630 #define CoreDebug_DHCSR_S_LOCKUP_Pos 19U /*!< CoreDebug DHCSR: S_LOCKUP Position */
1631 #define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos) /*!< CoreDebug DHCSR: S_LOCKUP Mask */
1632
1633 #define CoreDebug_DHCSR_S_SLEEP_Pos 18U /*!< CoreDebug DHCSR: S_SLEEP Position */
1634 #define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos) /*!< CoreDebug DHCSR: S_SLEEP Mask */
1635
1636 #define CoreDebug_DHCSR_S_HALT_Pos 17U /*!< CoreDebug DHCSR: S_HALT Position */
1637 #define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos) /*!< CoreDebug DHCSR: S_HALT Mask */
1638
1639 #define CoreDebug_DHCSR_S_REGRDY_Pos 16U /*!< CoreDebug DHCSR: S_REGRDY Position */
1640 #define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos) /*!< CoreDebug DHCSR: S_REGRDY Mask */
1641
1642 #define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
1643 #define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos) /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
1644
1645 #define CoreDebug_DHCSR_C_MASKINTS_Pos 3U /*!< CoreDebug DHCSR: C_MASKINTS Position */
1646 #define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos) /*!< CoreDebug DHCSR: C_MASKINTS Mask */
1647
1648 #define CoreDebug_DHCSR_C_STEP_Pos 2U /*!< CoreDebug DHCSR: C_STEP Position */
1649 #define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos) /*!< CoreDebug DHCSR: C_STEP Mask */
1650
1651 #define CoreDebug_DHCSR_C_HALT_Pos 1U /*!< CoreDebug DHCSR: C_HALT Position */
1652 #define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos) /*!< CoreDebug DHCSR: C_HALT Mask */
1653
1654 #define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U /*!< CoreDebug DHCSR: C_DEBUGEN Position */
1655 #define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/) /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
1656
1657 /* Debug Core Register Selector Register Definitions */
1658 #define CoreDebug_DCRSR_REGWnR_Pos 16U /*!< CoreDebug DCRSR: REGWnR Position */
1659 #define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos) /*!< CoreDebug DCRSR: REGWnR Mask */
1660
1661 #define CoreDebug_DCRSR_REGSEL_Pos 0U /*!< CoreDebug DCRSR: REGSEL Position */
1662 #define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/) /*!< CoreDebug DCRSR: REGSEL Mask */
1663
1664 /* Debug Exception and Monitor Control Register Definitions */
1665 #define CoreDebug_DEMCR_TRCENA_Pos 24U /*!< CoreDebug DEMCR: TRCENA Position */
1666 #define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos) /*!< CoreDebug DEMCR: TRCENA Mask */
1667
1668 #define CoreDebug_DEMCR_MON_REQ_Pos 19U /*!< CoreDebug DEMCR: MON_REQ Position */
1669 #define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos) /*!< CoreDebug DEMCR: MON_REQ Mask */
1670
1671 #define CoreDebug_DEMCR_MON_STEP_Pos 18U /*!< CoreDebug DEMCR: MON_STEP Position */
1672 #define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos) /*!< CoreDebug DEMCR: MON_STEP Mask */
1673
1674 #define CoreDebug_DEMCR_MON_PEND_Pos 17U /*!< CoreDebug DEMCR: MON_PEND Position */
1675 #define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos) /*!< CoreDebug DEMCR: MON_PEND Mask */
1676
1677 #define CoreDebug_DEMCR_MON_EN_Pos 16U /*!< CoreDebug DEMCR: MON_EN Position */
1678 #define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos) /*!< CoreDebug DEMCR: MON_EN Mask */
1679
1680 #define CoreDebug_DEMCR_VC_HARDERR_Pos 10U /*!< CoreDebug DEMCR: VC_HARDERR Position */
1681 #define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos) /*!< CoreDebug DEMCR: VC_HARDERR Mask */
1682
1683 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< CoreDebug DEMCR: VC_INTERR Position */
1684 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< CoreDebug DEMCR: VC_INTERR Mask */
1685
1686 #define CoreDebug_DEMCR_VC_BUSERR_Pos 8U /*!< CoreDebug DEMCR: VC_BUSERR Position */
1687 #define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos) /*!< CoreDebug DEMCR: VC_BUSERR Mask */
1688
1689 #define CoreDebug_DEMCR_VC_STATERR_Pos 7U /*!< CoreDebug DEMCR: VC_STATERR Position */
1690 #define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos) /*!< CoreDebug DEMCR: VC_STATERR Mask */
1691
1692 #define CoreDebug_DEMCR_VC_CHKERR_Pos 6U /*!< CoreDebug DEMCR: VC_CHKERR Position */
1693 #define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos) /*!< CoreDebug DEMCR: VC_CHKERR Mask */
1694
1695 #define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U /*!< CoreDebug DEMCR: VC_NOCPERR Position */
1696 #define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos) /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
1697
1698 #define CoreDebug_DEMCR_VC_MMERR_Pos 4U /*!< CoreDebug DEMCR: VC_MMERR Position */
1699 #define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos) /*!< CoreDebug DEMCR: VC_MMERR Mask */
1700
1701 #define CoreDebug_DEMCR_VC_CORERESET_Pos 0U /*!< CoreDebug DEMCR: VC_CORERESET Position */
1702 #define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/) /*!< CoreDebug DEMCR: VC_CORERESET Mask */
1703
1704 /*@} end of group CMSIS_CoreDebug */
1705
1706
1707 /**
1708 \ingroup CMSIS_core_register
1709 \defgroup CMSIS_core_bitfield Core register bit field macros
1710 \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1711 @{
1712 */
1713
1714 /**
1715 \brief Mask and shift a bit field value for use in a register bit range.
1716 \param[in] field Name of the register bit field.
1717 \param[in] value Value of the bit field.
1718 \return Masked and shifted value.
1719 */
1720 #define _VAL2FLD(field, value) ((value << field ## _Pos) & field ## _Msk)
1721
1722 /**
1723 \brief Mask and shift a register value to extract a bit filed value.
1724 \param[in] field Name of the register bit field.
1725 \param[in] value Value of register.
1726 \return Masked and shifted bit field value.
1727 */
1728 #define _FLD2VAL(field, value) ((value & field ## _Msk) >> field ## _Pos)
1729
1730 /*@} end of group CMSIS_core_bitfield */
1731
1732
1733 /**
1734 \ingroup CMSIS_core_register
1735 \defgroup CMSIS_core_base Core Definitions
1736 \brief Definitions for base addresses, unions, and structures.
1737 @{
1738 */
1739
1740 /* Memory mapping of Cortex-M4 Hardware */
1741 #define SCS_BASE (0xE000E000UL) /*!< System Control Space Base Address */
1742 #define ITM_BASE (0xE0000000UL) /*!< ITM Base Address */
1743 #define DWT_BASE (0xE0001000UL) /*!< DWT Base Address */
1744 #define TPI_BASE (0xE0040000UL) /*!< TPI Base Address */
1745 #define CoreDebug_BASE (0xE000EDF0UL) /*!< Core Debug Base Address */
1746 #define SysTick_BASE (SCS_BASE + 0x0010UL) /*!< SysTick Base Address */
1747 #define NVIC_BASE (SCS_BASE + 0x0100UL) /*!< NVIC Base Address */
1748 #define SCB_BASE (SCS_BASE + 0x0D00UL) /*!< System Control Block Base Address */
1749
1750 #define SCnSCB ((SCnSCB_Type *) SCS_BASE ) /*!< System control Register not in SCB */
1751 #define SCB ((SCB_Type *) SCB_BASE ) /*!< SCB configuration struct */
1752 #define SysTick ((SysTick_Type *) SysTick_BASE ) /*!< SysTick configuration struct */
1753 #define NVIC ((NVIC_Type *) NVIC_BASE ) /*!< NVIC configuration struct */
1754 #define ITM ((ITM_Type *) ITM_BASE ) /*!< ITM configuration struct */
1755 #define DWT ((DWT_Type *) DWT_BASE ) /*!< DWT configuration struct */
1756 #define TPI ((TPI_Type *) TPI_BASE ) /*!< TPI configuration struct */
1757 #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE) /*!< Core Debug configuration struct */
1758
1759 #if (__MPU_PRESENT == 1U)
1760 #define MPU_BASE (SCS_BASE + 0x0D90UL) /*!< Memory Protection Unit */
1761 #define MPU ((MPU_Type *) MPU_BASE ) /*!< Memory Protection Unit */
1762 #endif
1763
1764 #if (__FPU_PRESENT == 1U)
1765 #define FPU_BASE (SCS_BASE + 0x0F30UL) /*!< Floating Point Unit */
1766 #define FPU ((FPU_Type *) FPU_BASE ) /*!< Floating Point Unit */
1767 #endif
1768
1769 /*@} */
1770
1771
1772
1773 /*******************************************************************************
1774 * Hardware Abstraction Layer
1775 Core Function Interface contains:
1776 - Core NVIC Functions
1777 - Core SysTick Functions
1778 - Core Debug Functions
1779 - Core Register Access Functions
1780 ******************************************************************************/
1781 /**
1782 \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1783 */
1784
1785
1786
1787 /* ########################## NVIC functions #################################### */
1788 /**
1789 \ingroup CMSIS_Core_FunctionInterface
1790 \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1791 \brief Functions that manage interrupts and exceptions via the NVIC.
1792 @{
1793 */
1794
1795 /**
1796 \brief Set Priority Grouping
1797 \details Sets the priority grouping field using the required unlock sequence.
1798 The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1799 Only values from 0..7 are used.
1800 In case of a conflict between priority grouping and available
1801 priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1802 \param [in] PriorityGroup Priority grouping field.
1803 */
1804 __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1805 {
1806 uint32_t reg_value;
1807 uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
1808
1809 reg_value = SCB->AIRCR; /* read old register configuration */
1810 reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change */
1811 reg_value = (reg_value |
1812 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1813 (PriorityGroupTmp << 8U) ); /* Insert write key and priorty group */
1814 SCB->AIRCR = reg_value;
1815 }
1816
1817
1818 /**
1819 \brief Get Priority Grouping
1820 \details Reads the priority grouping field from the NVIC Interrupt Controller.
1821 \return Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1822 */
1823 __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1824 {
1825 return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1826 }
1827
1828
1829 /**
1830 \brief Enable External Interrupt
1831 \details Enables a device-specific interrupt in the NVIC interrupt controller.
1832 \param [in] IRQn External interrupt number. Value cannot be negative.
1833 */
1834 __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1835 {
1836 NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
1837 }
1838
1839
1840 /**
1841 \brief Disable External Interrupt
1842 \details Disables a device-specific interrupt in the NVIC interrupt controller.
1843 \param [in] IRQn External interrupt number. Value cannot be negative.
1844 */
1845 __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1846 {
1847 NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
1848 }
1849
1850
1851 /**
1852 \brief Get Pending Interrupt
1853 \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
1854 \param [in] IRQn Interrupt number.
1855 \return 0 Interrupt status is not pending.
1856 \return 1 Interrupt status is pending.
1857 */
1858 __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1859 {
1860 return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
1861 }
1862
1863
1864 /**
1865 \brief Set Pending Interrupt
1866 \details Sets the pending bit of an external interrupt.
1867 \param [in] IRQn Interrupt number. Value cannot be negative.
1868 */
1869 __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1870 {
1871 NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
1872 }
1873
1874
1875 /**
1876 \brief Clear Pending Interrupt
1877 \details Clears the pending bit of an external interrupt.
1878 \param [in] IRQn External interrupt number. Value cannot be negative.
1879 */
1880 __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1881 {
1882 NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
1883 }
1884
1885
1886 /**
1887 \brief Get Active Interrupt
1888 \details Reads the active register in NVIC and returns the active bit.
1889 \param [in] IRQn Interrupt number.
1890 \return 0 Interrupt status is not active.
1891 \return 1 Interrupt status is active.
1892 */
1893 __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1894 {
1895 return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
1896 }
1897
1898
1899 /**
1900 \brief Set Interrupt Priority
1901 \details Sets the priority of an interrupt.
1902 \note The priority cannot be set for every core interrupt.
1903 \param [in] IRQn Interrupt number.
1904 \param [in] priority Priority to set.
1905 */
1906 __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1907 {
1908 if ((int32_t)(IRQn) < 0)
1909 {
1910 SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1911 }
1912 else
1913 {
1914 NVIC->IP[((uint32_t)(int32_t)IRQn)] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
1915 }
1916 }
1917
1918
1919 /**
1920 \brief Get Interrupt Priority
1921 \details Reads the priority of an interrupt.
1922 The interrupt number can be positive to specify an external (device specific) interrupt,
1923 or negative to specify an internal (core) interrupt.
1924 \param [in] IRQn Interrupt number.
1925 \return Interrupt Priority.
1926 Value is aligned automatically to the implemented priority bits of the microcontroller.
1927 */
1928 __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1929 {
1930
1931 if ((int32_t)(IRQn) < 0)
1932 {
1933 return(((uint32_t)SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1934 }
1935 else
1936 {
1937 return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)] >> (8U - __NVIC_PRIO_BITS)));
1938 }
1939 }
1940
1941
1942 /**
1943 \brief Encode Priority
1944 \details Encodes the priority for an interrupt with the given priority group,
1945 preemptive priority value, and subpriority value.
1946 In case of a conflict between priority grouping and available
1947 priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1948 \param [in] PriorityGroup Used priority group.
1949 \param [in] PreemptPriority Preemptive priority value (starting from 0).
1950 \param [in] SubPriority Subpriority value (starting from 0).
1951 \return Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
1952 */
1953 __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
1954 {
1955 uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
1956 uint32_t PreemptPriorityBits;
1957 uint32_t SubPriorityBits;
1958
1959 PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
1960 SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
1961
1962 return (
1963 ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
1964 ((SubPriority & (uint32_t)((1UL << (SubPriorityBits )) - 1UL)))
1965 );
1966 }
1967
1968
1969 /**
1970 \brief Decode Priority
1971 \details Decodes an interrupt priority value with a given priority group to
1972 preemptive priority value and subpriority value.
1973 In case of a conflict between priority grouping and available
1974 priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1975 \param [in] Priority Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
1976 \param [in] PriorityGroup Used priority group.
1977 \param [out] pPreemptPriority Preemptive priority value (starting from 0).
1978 \param [out] pSubPriority Subpriority value (starting from 0).
1979 */
1980 __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
1981 {
1982 uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL); /* only values 0..7 are used */
1983 uint32_t PreemptPriorityBits;
1984 uint32_t SubPriorityBits;
1985
1986 PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
1987 SubPriorityBits = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
1988
1989 *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
1990 *pSubPriority = (Priority ) & (uint32_t)((1UL << (SubPriorityBits )) - 1UL);
1991 }
1992
1993
1994 /**
1995 \brief System Reset
1996 \details Initiates a system reset request to reset the MCU.
1997 */
1998 __STATIC_INLINE void NVIC_SystemReset(void)
1999 {
2000 __DSB(); /* Ensure all outstanding memory accesses included
2001 buffered write are completed before reset */
2002 SCB->AIRCR = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
2003 (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
2004 SCB_AIRCR_SYSRESETREQ_Msk ); /* Keep priority group unchanged */
2005 __DSB(); /* Ensure completion of memory access */
2006
2007 for(;;) /* wait until reset */
2008 {
2009 __NOP();
2010 }
2011 }
2012
2013 /*@} end of CMSIS_Core_NVICFunctions */
2014
2015
2016 /* ########################## FPU functions #################################### */
2017 /**
2018 \ingroup CMSIS_Core_FunctionInterface
2019 \defgroup CMSIS_Core_FpuFunctions FPU Functions
2020 \brief Function that provides FPU type.
2021 @{
2022 */
2023
2024 /**
2025 \brief get FPU type
2026 \details returns the FPU type
2027 \returns
2028 - \b 0: No FPU
2029 - \b 1: Single precision FPU
2030 - \b 2: Double + Single precision FPU
2031 */
2032 __STATIC_INLINE uint32_t SCB_GetFPUType(void)
2033 {
2034 uint32_t mvfr0;
2035
2036 mvfr0 = SCB->MVFR0;
2037 if ((mvfr0 & 0x00000FF0UL) == 0x220UL)
2038 {
2039 return 2UL; /* Double + Single precision FPU */
2040 }
2041 else if ((mvfr0 & 0x00000FF0UL) == 0x020UL)
2042 {
2043 return 1UL; /* Single precision FPU */
2044 }
2045 else
2046 {
2047 return 0UL; /* No FPU */
2048 }
2049 }
2050
2051
2052 /*@} end of CMSIS_Core_FpuFunctions */
2053
2054
2055
2056 /* ########################## Cache functions #################################### */
2057 /**
2058 \ingroup CMSIS_Core_FunctionInterface
2059 \defgroup CMSIS_Core_CacheFunctions Cache Functions
2060 \brief Functions that configure Instruction and Data cache.
2061 @{
2062 */
2063
2064 /* Cache Size ID Register Macros */
2065 #define CCSIDR_WAYS(x) (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos)
2066 #define CCSIDR_SETS(x) (((x) & SCB_CCSIDR_NUMSETS_Msk ) >> SCB_CCSIDR_NUMSETS_Pos )
2067
2068
2069 /**
2070 \brief Enable I-Cache
2071 \details Turns on I-Cache
2072 */
2073 __STATIC_INLINE void SCB_EnableICache (void)
2074 {
2075 #if (__ICACHE_PRESENT == 1U)
2076 __DSB();
2077 __ISB();
2078 SCB->ICIALLU = 0UL; /* invalidate I-Cache */
2079 SCB->CCR |= (uint32_t)SCB_CCR_IC_Msk; /* enable I-Cache */
2080 __DSB();
2081 __ISB();
2082 #endif
2083 }
2084
2085
2086 /**
2087 \brief Disable I-Cache
2088 \details Turns off I-Cache
2089 */
2090 __STATIC_INLINE void SCB_DisableICache (void)
2091 {
2092 #if (__ICACHE_PRESENT == 1U)
2093 __DSB();
2094 __ISB();
2095 SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk; /* disable I-Cache */
2096 SCB->ICIALLU = 0UL; /* invalidate I-Cache */
2097 __DSB();
2098 __ISB();
2099 #endif
2100 }
2101
2102
2103 /**
2104 \brief Invalidate I-Cache
2105 \details Invalidates I-Cache
2106 */
2107 __STATIC_INLINE void SCB_InvalidateICache (void)
2108 {
2109 #if (__ICACHE_PRESENT == 1U)
2110 __DSB();
2111 __ISB();
2112 SCB->ICIALLU = 0UL;
2113 __DSB();
2114 __ISB();
2115 #endif
2116 }
2117
2118
2119 /**
2120 \brief Enable D-Cache
2121 \details Turns on D-Cache
2122 */
2123 __STATIC_INLINE void SCB_EnableDCache (void)
2124 {
2125 #if (__DCACHE_PRESENT == 1U)
2126 uint32_t ccsidr;
2127 uint32_t sets;
2128 uint32_t ways;
2129
2130 SCB->CSSELR = (0U << 1U) | 0U; /* Level 1 data cache */
2131 __DSB();
2132
2133 ccsidr = SCB->CCSIDR;
2134
2135 /* invalidate D-Cache */
2136 sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2137 do {
2138 ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2139 do {
2140 SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
2141 ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk) );
2142 #if defined ( __CC_ARM )
2143 __schedule_barrier();
2144 #endif
2145 } while (ways--);
2146 } while(sets--);
2147 __DSB();
2148
2149 SCB->CCR |= (uint32_t)SCB_CCR_DC_Msk; /* enable D-Cache */
2150
2151 __DSB();
2152 __ISB();
2153 #endif
2154 }
2155
2156
2157 /**
2158 \brief Disable D-Cache
2159 \details Turns off D-Cache
2160 */
2161 __STATIC_INLINE void SCB_DisableDCache (void)
2162 {
2163 #if (__DCACHE_PRESENT == 1U)
2164 uint32_t ccsidr;
2165 uint32_t sets;
2166 uint32_t ways;
2167
2168 SCB->CSSELR = (0U << 1U) | 0U; /* Level 1 data cache */
2169 __DSB();
2170
2171 ccsidr = SCB->CCSIDR;
2172
2173 SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk; /* disable D-Cache */
2174
2175 /* clean & invalidate D-Cache */
2176 sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2177 do {
2178 ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2179 do {
2180 SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
2181 ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk) );
2182 #if defined ( __CC_ARM )
2183 __schedule_barrier();
2184 #endif
2185 } while (ways--);
2186 } while(sets--);
2187
2188 __DSB();
2189 __ISB();
2190 #endif
2191 }
2192
2193
2194 /**
2195 \brief Invalidate D-Cache
2196 \details Invalidates D-Cache
2197 */
2198 __STATIC_INLINE void SCB_InvalidateDCache (void)
2199 {
2200 #if (__DCACHE_PRESENT == 1U)
2201 uint32_t ccsidr;
2202 uint32_t sets;
2203 uint32_t ways;
2204
2205 SCB->CSSELR = (0U << 1U) | 0U; /* Level 1 data cache */
2206 __DSB();
2207
2208 ccsidr = SCB->CCSIDR;
2209
2210 /* invalidate D-Cache */
2211 sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2212 do {
2213 ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2214 do {
2215 SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
2216 ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk) );
2217 #if defined ( __CC_ARM )
2218 __schedule_barrier();
2219 #endif
2220 } while (ways--);
2221 } while(sets--);
2222
2223 __DSB();
2224 __ISB();
2225 #endif
2226 }
2227
2228
2229 /**
2230 \brief Clean D-Cache
2231 \details Cleans D-Cache
2232 */
2233 __STATIC_INLINE void SCB_CleanDCache (void)
2234 {
2235 #if (__DCACHE_PRESENT == 1U)
2236 uint32_t ccsidr;
2237 uint32_t sets;
2238 uint32_t ways;
2239
2240 SCB->CSSELR = (0U << 1U) | 0U; /* Level 1 data cache */
2241 __DSB();
2242
2243 ccsidr = SCB->CCSIDR;
2244
2245 /* clean D-Cache */
2246 sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2247 do {
2248 ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2249 do {
2250 SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
2251 ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk) );
2252 #if defined ( __CC_ARM )
2253 __schedule_barrier();
2254 #endif
2255 } while (ways--);
2256 } while(sets--);
2257
2258 __DSB();
2259 __ISB();
2260 #endif
2261 }
2262
2263
2264 /**
2265 \brief Clean & Invalidate D-Cache
2266 \details Cleans and Invalidates D-Cache
2267 */
2268 __STATIC_INLINE void SCB_CleanInvalidateDCache (void)
2269 {
2270 #if (__DCACHE_PRESENT == 1U)
2271 uint32_t ccsidr;
2272 uint32_t sets;
2273 uint32_t ways;
2274
2275 SCB->CSSELR = (0U << 1U) | 0U; /* Level 1 data cache */
2276 __DSB();
2277
2278 ccsidr = SCB->CCSIDR;
2279
2280 /* clean & invalidate D-Cache */
2281 sets = (uint32_t)(CCSIDR_SETS(ccsidr));
2282 do {
2283 ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
2284 do {
2285 SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
2286 ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk) );
2287 #if defined ( __CC_ARM )
2288 __schedule_barrier();
2289 #endif
2290 } while (ways--);
2291 } while(sets--);
2292
2293 __DSB();
2294 __ISB();
2295 #endif
2296 }
2297
2298
2299 /**
2300 \brief D-Cache Invalidate by address
2301 \details Invalidates D-Cache for the given address
2302 \param[in] addr address (aligned to 32-byte boundary)
2303 \param[in] dsize size of memory block (in number of bytes)
2304 */
2305 __STATIC_INLINE void SCB_InvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
2306 {
2307 #if (__DCACHE_PRESENT == 1U)
2308 int32_t op_size = dsize;
2309 uint32_t op_addr = (uint32_t)addr;
2310 int32_t linesize = 32U; /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
2311
2312 __DSB();
2313
2314 while (op_size > 0) {
2315 SCB->DCIMVAC = op_addr;
2316 op_addr += linesize;
2317 op_size -= linesize;
2318 }
2319
2320 __DSB();
2321 __ISB();
2322 #endif
2323 }
2324
2325
2326 /**
2327 \brief D-Cache Clean by address
2328 \details Cleans D-Cache for the given address
2329 \param[in] addr address (aligned to 32-byte boundary)
2330 \param[in] dsize size of memory block (in number of bytes)
2331 */
2332 __STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
2333 {
2334 #if (__DCACHE_PRESENT == 1)
2335 int32_t op_size = dsize;
2336 uint32_t op_addr = (uint32_t) addr;
2337 int32_t linesize = 32U; /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
2338
2339 __DSB();
2340
2341 while (op_size > 0) {
2342 SCB->DCCMVAC = op_addr;
2343 op_addr += linesize;
2344 op_size -= linesize;
2345 }
2346
2347 __DSB();
2348 __ISB();
2349 #endif
2350 }
2351
2352
2353 /**
2354 \brief D-Cache Clean and Invalidate by address
2355 \details Cleans and invalidates D_Cache for the given address
2356 \param[in] addr address (aligned to 32-byte boundary)
2357 \param[in] dsize size of memory block (in number of bytes)
2358 */
2359 __STATIC_INLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
2360 {
2361 #if (__DCACHE_PRESENT == 1U)
2362 int32_t op_size = dsize;
2363 uint32_t op_addr = (uint32_t) addr;
2364 int32_t linesize = 32U; /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
2365
2366 __DSB();
2367
2368 while (op_size > 0) {
2369 SCB->DCCIMVAC = op_addr;
2370 op_addr += linesize;
2371 op_size -= linesize;
2372 }
2373
2374 __DSB();
2375 __ISB();
2376 #endif
2377 }
2378
2379
2380 /*@} end of CMSIS_Core_CacheFunctions */
2381
2382
2383
2384 /* ################################## SysTick function ############################################ */
2385 /**
2386 \ingroup CMSIS_Core_FunctionInterface
2387 \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2388 \brief Functions that configure the System.
2389 @{
2390 */
2391
2392 #if (__Vendor_SysTickConfig == 0U)
2393
2394 /**
2395 \brief System Tick Configuration
2396 \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2397 Counter is in free running mode to generate periodic interrupts.
2398 \param [in] ticks Number of ticks between two interrupts.
2399 \return 0 Function succeeded.
2400 \return 1 Function failed.
2401 \note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2402 function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
2403 must contain a vendor-specific implementation of this function.
2404 */
2405 __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
2406 {
2407 if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
2408 {
2409 return (1UL); /* Reload value impossible */
2410 }
2411
2412 SysTick->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
2413 NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
2414 SysTick->VAL = 0UL; /* Load the SysTick Counter Value */
2415 SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
2416 SysTick_CTRL_TICKINT_Msk |
2417 SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
2418 return (0UL); /* Function successful */
2419 }
2420
2421 #endif
2422
2423 /*@} end of CMSIS_Core_SysTickFunctions */
2424
2425
2426
2427 /* ##################################### Debug In/Output function ########################################### */
2428 /**
2429 \ingroup CMSIS_Core_FunctionInterface
2430 \defgroup CMSIS_core_DebugFunctions ITM Functions
2431 \brief Functions that access the ITM debug interface.
2432 @{
2433 */
2434
2435 extern volatile int32_t ITM_RxBuffer; /*!< External variable to receive characters. */
2436 #define ITM_RXBUFFER_EMPTY 0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
2437
2438
2439 /**
2440 \brief ITM Send Character
2441 \details Transmits a character via the ITM channel 0, and
2442 \li Just returns when no debugger is connected that has booked the output.
2443 \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
2444 \param [in] ch Character to transmit.
2445 \returns Character to transmit.
2446 */
2447 __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
2448 {
2449 if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) && /* ITM enabled */
2450 ((ITM->TER & 1UL ) != 0UL) ) /* ITM Port #0 enabled */
2451 {
2452 while (ITM->PORT[0U].u32 == 0UL)
2453 {
2454 __NOP();
2455 }
2456 ITM->PORT[0U].u8 = (uint8_t)ch;
2457 }
2458 return (ch);
2459 }
2460
2461
2462 /**
2463 \brief ITM Receive Character
2464 \details Inputs a character via the external variable \ref ITM_RxBuffer.
2465 \return Received character.
2466 \return -1 No character pending.
2467 */
2468 __STATIC_INLINE int32_t ITM_ReceiveChar (void)
2469 {
2470 int32_t ch = -1; /* no character available */
2471
2472 if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
2473 {
2474 ch = ITM_RxBuffer;
2475 ITM_RxBuffer = ITM_RXBUFFER_EMPTY; /* ready for next character */
2476 }
2477
2478 return (ch);
2479 }
2480
2481
2482 /**
2483 \brief ITM Check Character
2484 \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
2485 \return 0 No character available.
2486 \return 1 Character available.
2487 */
2488 __STATIC_INLINE int32_t ITM_CheckChar (void)
2489 {
2490
2491 if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
2492 {
2493 return (0); /* no character available */
2494 }
2495 else
2496 {
2497 return (1); /* character available */
2498 }
2499 }
2500
2501 /*@} end of CMSIS_core_DebugFunctions */
2502
2503
2504
2505
2506 #ifdef __cplusplus
2507 }
2508 #endif
2509
2510 #endif /* __CORE_CM7_H_DEPENDANT */
2511
2512 #endif /* __CMSIS_GENERIC */
Repo containing the code for the mTask system (see msc-thesis1617)